| 数据搜索系统,热门电子元器件搜索 |
|
M38049F1HKP 数据表(PDF) 4 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38049F1HKP 数据表(HTML) 4 Page - Renesas Technology Corp |
|
4 / 387 page ![]() BEFORE USING THIS USER’S MANUAL This user’s manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. 1. Organization q CHAPTER 1 HARDWARE This chapter describes features of the microcomputer and operation of each peripheral function. q CHAPTER 2 APPLICATION This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers. q CHAPTER 3 APPENDIX This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the notes, and the list of registers. 2. Structure of Register The figure of each register structure describes its functions, contents at reset, and attributes as follows: 2: Bit attributes••••••The attributes of control register bits are classified into 3 bytes : read-only, write-only and read and write. In the figure, these attributes are represented as follows : : Bit in which nothing is arranged Name Functions At reset RW b 0 1 2 3 4 0 0 0 0 0 ✕ ✕ 5 6 7 0 b0 b1 b2 b3 b4 b5 b6 b7 Contents immediately after reset release Bit attributes (Note 1) 0 0 : Single-chip mode 0 1 : 1 0 : 1 1 : Processor mode bits Stack page selection bit Nothing arranged for these bits. These are write disabled bits. When these bits are read out, the contents are “0.” Fix this bit to “0. ”Main clock division ratio selection bits Not available b1 b0 0 : 0 page 1 : 1 page 0 0 : φ = XIN/2 (High-speed mode) 0 1 : φ = XIN/8 (Middle-speed mode) 1 0 : φ = XIN/8 (Middle-speed mode) 1 1 : φ = XIN (Double-speed mode) : Bit that is not used for control of the corresponding function 0 Notes 1: Contents immediately after reset release 0 •••••• “0” at reset release 1 •••••• “1” at reset release Undefined •••••• Undefined or reset release ✻ ••••••Contents determined by option at reset release R••••••Read ••••••Read enabled ✕••••••Read disabled W••••••Write ••••••Write enabled ✕ ••••••Write disabled (Note 2) CPU mode register (CPUM) [Address : 003B16] Bits 1 b7 b6 0 3. Supplementary For details of related development tools and documents, refer to web page “3804 Group” on our website (http://www.renesas.com/eng/products/mpumcu/8bit/38000/index.html). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |