M38042FEHKP datasheet(84/387 Pages) RENESAS

84 / 387 page

1-66

REJ09B0212-0100Z

Rev.1.00

Jan 14, 2005

3804 Group (Spec.H)

HARDWARE

FUNCTIONAL DESCRIPTION

START Condition Generating Method

When writing “1” to the MST, TRX, and BB bits of the I2C status

slave address to the I2C data shift register (S0: address 001116)

with the condition in which the ES0 bit of the I2C control register

(S1D: address 001416) is “1” and the BB flag is “0”, a START con-

dition occurs. After that, the bit counter becomes “0002” and an

SCL for 1 byte is output. The START condition generating timing is

different in the standard clock mode and the high-speed clock

mode. Refer to Figure 62, the START condition generating timing

diagram, and Table 9, the START condition generating timing

table.

STOP Condition Generating Method

When the ES0 bit of the I2C control register (S1D: address

001416) is “1,” write “1” to the MST and TRX bits, and write “0” to

the BB bit of the I2C status register (S1: address 001316) simulta-

neously. Then a STOP condition occurs. The STOP condition

generating timing is different in the standard clock mode and the

high-speed clock mode. Refer to Figure 63, the STOP condition

generating timing diagram, and Table 10, the STOP condition gen-

erating timing table.

Fig. 62 START condition generating timing diagram

Fig. 63 STOP condition generating timing diagram

Table 10 STOP condition generating timing table

Item

Setup time

Hold time

Standard clock mode

5.0

µs (20 cycles)

4.5

µs (18 cycles)

Note: Absolute time at

φ = 4 MHz. The value in parentheses denotes the

number of

φ cycles.

High-speed clock mode

3.0

µs (12 cycles)

2.5

µs (10 cycles)

Table 9 START condition generating timing table

Item

Setup time

Hold time

Standard clock mode

5.0

µs (20 cycles)

5.0

µs (20 cycles)

Note: Absolute time at

φ = 4 MHz. The value in parentheses denotes the

number of

φ cycles.

High-speed clock mode

2.5

µs (10 cycles)

2.5

µs (10 cycles)

I2C status register

write signal

Hold time

Setup

time

SCL

SDA

I2C status register

write signal

Hold time

Setup

time

SCL

SDA

M38042FEHKP 数据表(PDF) 84 Page - Renesas Technology Corp

M38042FEHKP 数据表(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

M38042FEHKP 数据表(PDF) 84 Page - Renesas Technology Corp

M38042FEHKP 数据表(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载