ADE5166_08 datasheet(92/148 Pages) AD

92 / 148 page

ADE5166/ADE5169

Rev. 0 | Page 92 of 148

LCD DRIVER

Using shared pins, the LCD module is capable of directly driving

an LCD panel of 17 × 4 segments without compromising any

ADE5166/ADE5169 functions. It is capable of driving LCDs with

2×, 3×, and 4× multiplexing. The LCD waveform voltages gener-

ated through internal charge pump circuitry support up to 5 V

LCDs. An external resistor ladder for LCD waveform voltage

generation is also supported.

Each ADE5166/ADE5169 has an embedded LCD control circuit,

driver, and power supply circuit. The LCD module is functional

in all operating modes (see the Operating Modes section) and

can store up to four different screens in memory for scrolling

purposes.

LCD REGISTERS

There are six LCD control registers that configure the driver for

the specific type of LCD in the end system and set up the user

display preferences. The LCD configuration SFR (LCDCON,

Address 0x95), LCD Configuration X SFR (LCDCONX,

Address 0x9C), and LCD Configuration Y SFR (LCDCONY,

Address 0xB1) contain general LCD driver configuration infor-

mation including the LCD enable and reset, as well as the method

of LCD voltage generation and multiplex level. The LCD clock

SFR (LCDCLK, Address 0x96) configures timing settings for LCD

frame rate and blink rate. LCD pins are configured for LCD

functionality in the LCD segment enable SFR (LCDSEGE,

Address 0x97) and the LCD Segment Enable 2 SFR (LCDSEGE2,

Address 0xED).

Table 89. LCD Driver SFRs

SFR Address

R/W

Mnemonic

Description

0x95

R/W

LCDCON

LCD configuration (see Table 90).

0x96

R/W

LCDCLK

LCD clock (see Table 94).

0x97

R/W

LCDSEGE

LCD segment enable (see Table 97).

0x9C

R/W

LCDCONX

LCD Configuration X (see Table 91).

0xAC

R/W

LCDPTR

LCD pointer (see Table 98).

0xAE

R/W

LCDDAT

LCD data (see Table 99).

0xB1

R/W

LCDCONY

LCD Configuration Y (see Table 93).

0xED

R/W

LCDSEGE2

LCD Segment Enable 2 (see Table 100).

Table 90. LCD Configuration SFR (LCDCON, Address 0x95)

Bit

Mnemonic

Default

Description

LCDEN

LCD enable. If this bit is set, the LCD driver is enabled.

LCDRST

LCD data registers reset. If this bit is set, the LCD data registers are reset to 0.

BLINKEN

Blink mode enable bit. If this bit is set, blink mode is enabled. The blink mode is configured by

BLKMOD (Bits[7:6]) and BLKFREQ (Bits[5:4]) in the LCD clock SFR (LCDCLK, Address 0x96).

LCDPSM2

Forces LCD off when in PSM2 (sleep) mode. Note that the internal voltage reference must be enabled by

setting the REF_BAT_EN bit in the peripheral configuration SFR (PERIPH, Address 0xF4) to allow LCD

operation in PSM2.

LCDPSM2

Result

The LCD is disabled or enabled in PSM2 by the LCDEN bit

The LCD is disabled in PSM2 regardless of LCDEN setting

CLKSEL

LCD clock selection.

CLKSEL

Result

fLCDCLK = 2048 Hz

fLCDCLK = 128 Hz

BIAS

Bias mode.

BIAS

Result

1/2

1/3

[1:0]

LMUX

LCD multiplex level.

LMUX

Result

Reserved

2× multiplexing; FP27/COM3 is used as FP27, and FP28/COM2 is used as FP28

3× multiplexing; FP27/COM3 is used as FP27, and FP28/COM2 is used as COM2

4× multiplexing; FP27/COM3 is used as COM3, and FP28/COM2 is used as COM2

ADE5166 数据表(PDF) 92 Page - Analog Devices

ADE5166 数据表(HTML) 92 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE5166 数据表(PDF) 92 Page - Analog Devices

ADE5166 数据表(HTML) 92 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载