数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADL5513ACPZ-R2 数据表(PDF) 15 Page - Analog Devices

部件名 ADL5513ACPZ-R2
功能描述  1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL5513ACPZ-R2 数据表(HTML) 15 Page - Analog Devices

Back Button ADL5513ACPZ-R2 Datasheet HTML 11Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 12Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 13Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 14Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 15Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 16Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 17Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 18Page - Analog Devices ADL5513ACPZ-R2 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 28 page
background image
ADL5513
Rev. 0 | Page 15 of 28
OUTPUT INTERFACE
The VOUT pin is driven by a PNP output stage. An internal 10 Ω
resistor is placed in series with the output and the VOUT pin.
The rise time of the output is limited mainly by the slew on
CLPF. The fall time is an RC-limited slew given by the load
capacitance and the pull-down resistance at VOUT. There is an
internal pull-down resistor of 1.6 kΩ. A resistive load at VOUT
is placed in parallel with the internal pull-down resistor to
provide additional discharge current.
10Ω
VOUT
1200Ω
400Ω
+
–
0.8V
VPOS
CLPF
COMM
Figure 28. Output Interface
The ADL5513 output can drive over 1 nF of capacitance. When
driving such high output capacitive loads, it is required to capaci-
tively load the CLPF pin. The capacitance on the CLPF pin
should be at least 1/50th that of the capacitance on the VOUT pin.
SETPOINT INTERFACE
The VSET input drives the high impedance (40 kΩ) input of an
internal op amp. The VSET voltage appears across the internal
3.5 kΩ resistor to generate ISET. When a portion of VOUT is applied
to VSET, the feedback loop forces
ID × log10(VIN/VINTERCEPT) = ISET
(2)
If VSET = VOUT/2x, ISET = VOUT/(2x × 3.5 kΩ).
The result is VOUT = (ID × 3.5 kΩ × 2x) × log10(VIN/VINTERCEPT).
3.5kΩ
COMM
20kΩ
COMM
VSET
VSET
20kΩ
ISET
Figure 29. VSET Interface
The slope is given by ID × 2x × 3.5 kΩ = 20 mV/dB × x. For
example, if a resistor divider to ground is used to generate a VSET
voltage of VOUT/2, then x = 2. The slope is set to 800 V/decade
or 40 mV/dB. See the Measurement Mode section for more
information on setting the slope in measurement mode.
DESCRIPTION OF CHARACTERIZATION
The general hardware configuration used for most of the
ADL5513 characterization is shown in Figure 30. The signal
source and power supply used in this example are the Agilent
E8251A PSG signal generator and E3631A triple output power
supply. Output voltage was measured using the Agilent 34980A
switch box.
ADL5513
CHARACTERIZATION
BOARD
CONTROLLING
COMPUTER
AGILENT 34980A
SWITCH BOX
VPOS
INHI
INLO
VOUT
AGILENT E3631A
TRIPLE OUTPUT
POWER SUPPLY
AGILENT E8251A
PSG SIGNAL
GENERATOR
Figure 30. General Characterization Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com