| 数据搜索系统,热门电子元器件搜索 |
|
MPC5533 数据表(PDF) 2 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5533 数据表(HTML) 2 Page - Freescale Semiconductor, Inc |
|
2 / 50 page ![]() MPC5533 Microcontroller Data Sheet, Rev. 0.0 Overview Freescale Semiconductor 2 The MPC5500 family of parts contains many new features coupled with high performance CMOS technology to provide significant performance improvement over the MPC565. The host processor core of the MPC5533 also includes an instruction set enhancement allowing variable length encoding (VLE). This allows optional encoding of mixed 16- and 32-bit instructions. With this enhancement, it is possible to significantly reduce the code size footprint. The MPC5533 has a single-level memory hierarchy consisting of 48-kilobytes (KB) on-chip SRAM and 768 KB of internal flash memory. Both the SRAM and the flash memory can hold instructions and data. The complex input/output timer functions of the MPC5533 are performed by an enhanced time processor unit (eTPU) engine. The eTPU engine controls 32 hardware channels. The eTPU has been enhanced over the TPU by providing: 24-bit timers, double-action hardware channels, variable number of parameters per channel, angle clock hardware, and additional control and arithmetic instructions. The eTPU is programmed using a high-level programming language. Off-chip communication is performed by a suite of serial protocols including controller area networks (FlexCANs), enhanced deserial/serial peripheral interfaces (DSPIs), and an enhanced serial communications interface (eSCI). The MCU has an on-chip enhanced queued analog-to-digital converter (eQADC) with a 5 V conversion range. The 324 package has 40-channels; the 208 package has 34 channels. The system integration unit (SIU) performs several chip-wide configuration functions. Pad configuration and general-purpose input and output (GPIO) are controlled from the SIU. Interrupts and reset control are also determined by the SIU. The internal multiplexer sub-block (IMUX) provides multiplexing of eQADC trigger sources and external interrupt signal multiplexing. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |