数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8640 数据表(PDF) 3 Page - Freescale Semiconductor, Inc

部件名 MPC8640
功能描述  Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyyaC Series
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8640 数据表(HTML) 3 Page - Freescale Semiconductor, Inc

  MPC8640 Datasheet HTML 1Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 2Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8640 Datasheet HTML 8Page - Freescale Semiconductor, Inc  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyyaC
Series, Rev. 0
Freescale Semiconductor
3
General Parameters
11.2
JTAG AC Electrical Specifications
Table 43 provides the JTAG AC electrical specifications for the MPC8640 part numbers described herein.
Table 43. JTAG AC Timing Specifications (Independent of SYSCLK) 1
At recommended operating conditions (see Table 3).
Parameter
Symbol 2
Min
Max
Unit
Notes
Input setup times:
Boundary-scan data
TMS, TDI
tJTDVKH
tJTIVKH
15
0
ns
4
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load
(see Figure 32). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example,
tJTDVKH symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state
(V) relative to the tJTG clock reference (K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG
timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the tJTG clock reference (K)
going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters
representing the clock of a particular functional. For rise and fall times, the latter convention is used with the
appropriate letter: R (rise) or F (fall).
4. Non-JTAG signal input timing with respect to tTCLK.



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com