MPC8313ECVRGDFB datasheet(13/100 Pages) FREESCALE

13 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and

electrical requirements of the MPC8313E.

5.1

RESET DC Electrical Characteristics

Table 9 provides the DC electrical characteristics for the RESET pins.

5.2

RESET AC Electrical Characteristics

Table 10 provides the reset initialization AC timing specifications.

Table 9. RESET Pins DC Electrical Characteristics

Characteristic

Symbol

Condition

Min

Max

Unit

Input high voltage

VIH

—2.1

NVDD +0.3

Input low voltage

VIL

—

–0.3

0.8

Input current

IIN

0 V

≤ VIN ≤ NVDD

—±5

μA

Output high voltage

VOH

IOH = –8.0 mA

2.4

—

Output low voltage

VOL

IOL = 8.0 mA

—

0.5

Output low voltage

VOL

IOL = 3.2 mA

—

0.4

Table 10. RESET Initialization Timing Specifications

Parameter/Condition

Min

Max

Unit

Notes

Required assertion time of HRESET or SRESET (input) to activate reset flow

—

tPCI_SYNC_IN

Required assertion time of PORESET with stable clock and power applied to

SYS_CLK_IN when the device is in PCI host mode

—

tSYS_CLK_IN

Required assertion time of PORESET with stable clock and power applied to

PCI_SYNC_IN when the device is in PCI agent mode

—

tPCI_SYNC_IN

HRESET assertion (output)

512

—

tPCI_SYNC_IN

Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:3]

and CFG_SYS_CLK_IN_DIV) with respect to negation of PORESET when

the device is in PCI host mode

4—

tSYS_CLK_IN

Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2]

and CFG_CLKIN_DIV) with respect to negation of PORESET when the

device is in PCI agent mode

4—

tPCI_SYNC_IN

Input hold time for POR configuration signals with respect to negation of

HRESET

0—

—

Time for the device to turn off POR configuration signal drivers with respect

to the assertion of HRESET

—4

MPC8313ECVRGDFB 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MPC8313ECVRGDFB 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载

链接网址

MPC8313ECVRGDFB 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MPC8313ECVRGDFB 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表 下载

链接网址

数据表下载