| 数据搜索系统,热门电子元器件搜索 |
|
INA159-EP 数据表(PDF) 4 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
INA159-EP 数据表(HTML) 4 Page - Texas Instruments |
|
4 / 18 page ![]() ELECTRICAL CHARACTERISTICS INA159-EP SBOS443 – NOVEMBER 2008 .......................................................................................................................................................................................... www.ti.com Boldface limits apply over the specified temperature range, TA = –55°C to +125°C. At TA = +25°C, RL = 10 kΩ connected to VS/2, REF pin 1 connected to ground, and REF pin 2 connected to VREF = 5 V, unless otherwise noted. INA159 PARAMETER CONDITIONS UNIT MIN TYP MAX OFFSET VOLTAGE(1) RTO VS = ±2.5 V, Reference and Input Initial(1) VOS ±100 ±500 µV Pins Grounded Over Temperature ±1450 µV vs Power Supply PSRR VS = ±0.9 V to ±2.75 V ±20 ±100 µV/V Over Temperature PSRR VS = ±0.9 V to ±2.75 V ±200 µV/V Reference Divider Accuracy(2) ±0.002 ±0.024 % over Temperature ±0.002 ±0.050 % INPUT IMPEDANCE (3) Differential 240 k Ω Common-Mode 60 k Ω INPUT VOLTAGE RANGE RTI Common-Mode Voltage Range VCM Positive 17.5 V Negative –12.5 V Common-Mode Rejection Ratio CMRR VCM = –10 V to +10 V, RS = 0 Ω 80 96 dB over Temperature 74 94 dB OUTPUT VOLTAGE NOISE (4) RTO f = 0.1 Hz to 10 Hz 10 µVPP f = 10 kHz 30 nV/ √Hz VREF2 = 4.096 V, RL Connected to GND, GAIN (VIN+) – (VIN–) = –10 V to +10 V, VCM = 0 V Initial G 0.2 V/V Error ±0.005 ±0.024 % vs Temperature ±0.035 % Nonlinearity ±0.0002 % of FS OUTPUT VREF2 = 4.096 V, (V+) – Voltage, Positive (V+) – 0.1 V RL Connected to GND 0.02 over Temperature (V+) – 0.2 V VREF2 = 4.096 V, (V–) + Voltage, Negative (V–) + 0.048 V RL Connected to GND 0.01 over Temperature (V–) + 0.070 V Current Limit, Continuous to Common ±60 mA Capacitive Load See Typical Characteristic pF Open-Loop Output Impedance RO f = 1 MHz, IO = 0 110 Ω FREQUENCY RESPONSE Small-Signal Bandwidth –3 dB 1.5 MHz Slew Rate SR 15 V/ µs Settling Time, 0.01% tS 4 V Output Step, CL = 100 pF 1 µs (1) Includes effects of amplifier input bias and offset currents. (2) Reference divider accuracy specifies the match between the reference divider resistors using the configuration in Figure 2. (3) Internal resistors are ratio matched but have 20% absolute value. (4) Includes effects of amplifier input current noise and thermal noise contribution of resistor network. 4 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Link(s): INA159-EP |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |