数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LPC2158 数据表(PDF) 38 Page - NXP Semiconductors

部件名 LPC2158
功能描述  Single-chip 16-bit/32-bit microcontrollers; 512 kB flash, with 32 segment x 4 LCD driver
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

LPC2158 数据表(HTML) 38 Page - NXP Semiconductors

Back Button LPC2158 Datasheet HTML 34Page - NXP Semiconductors LPC2158 Datasheet HTML 35Page - NXP Semiconductors LPC2158 Datasheet HTML 36Page - NXP Semiconductors LPC2158 Datasheet HTML 37Page - NXP Semiconductors LPC2158 Datasheet HTML 38Page - NXP Semiconductors LPC2158 Datasheet HTML 39Page - NXP Semiconductors LPC2158 Datasheet HTML 40Page - NXP Semiconductors LPC2158 Datasheet HTML 41Page - NXP Semiconductors LPC2158 Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 45 page
background image
LPC2157_2158_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 15 October 2008
38 of 45
NXP Semiconductors
LPC2157/2158
Single-chip 16-bit/32-bit microcontrollers
9.
Dynamic characteristics
[1]
Characterized but not implemented as production test. Guaranteed by design.
[1]
Parameters are valid over operating temperature range unless otherwise specified.
[2]
Typical ratings are not guaranteed. The values listed are at room temperature (25
°C), nominal supply voltages.
[3]
Bus capacitance Cb in pF, from 10 pF to 400 pF.
Table 9.
Dynamic characteristics of USB pins (full-speed)
CL = 50 pF; Rpu = 1.5 kΩ on D+ to VDD, unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tr
rise time
10 % to 90 %
4
-
20
ns
tf
fall time
10 % to 90 %
4
-
20
ns
tFRFM
differential rise and fall time
matching
(tr/tf)
90
-
110
%
VCRS
output signal crossover voltage
1.3
-
2.0
V
tFEOPT
source SE0 interval of EOP
see Figure 10
160
-
175
ns
tFDEOP
source jitter for differential transition
to SE0 transition
see Figure 10
−2
-
+5
ns
tJR1
receiver jitter to next transition
−18.5
-
+18.5
ns
tJR2
receiver jitter for paired transitions
10 % to 90 %
−9
-
+9
ns
tEOPR1
EOP width at receiver
must reject as
EOP; see
Figure 10
[1] 40
--ns
tEOPR2
EOP width at receiver
must accept as
EOP; see
Figure 10
[1] 82
--ns
Table 10.
Dynamic characteristics
Tamb = −40 °C to +85 °C for commercial applications, VDD over specified ranges[1]
Symbol
Parameter
Conditions
Min
Typ[2]
Max
Unit
External clock
fosc
oscillator frequency
10
-
25
MHz
Tcy(clk)
clock cycle time
40
-
100
ns
tCHCX
clock HIGH time
Tcy(clk) × 0.4
-
-
ns
tCLCX
clock LOW time
Tcy(clk) × 0.4
-
-
ns
tCLCH
clock rise time
-
-
5
ns
tCHCL
clock fall time
-
-
5
ns
Port pins (P0[2], P0[3], P0[11], and P0[14])
tr(o)
output rise time
-
10
-
ns
tf(o)
output fall time
-
10
-
ns
I2C-bus pins (P0[2], P0[3], P0[11], and P0[14])
tf(o)
output fall time
VIH to VIL
20 + 0.1
× Cb[3]
--ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com