| 数据搜索系统,热门电子元器件搜索 |
|
CS4970X4 数据表(PDF) 21 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4970X4 数据表(HTML) 21 Page - Cirrus Logic |
|
21 / 36 page ![]() DS752PP7 Copyright 2008 Cirrus Logic 21 CS4970x4 Data Sheet 32-bit High Definition Audio Decoder DSP Family 5.15 Switching Characteristics — UART Figure 11. UART Timing Parameter Symbol Min Max Unit UART_CLK period1 1. The minimum clock period is limited to DCLKP/32 or the minimum value, whichever is larger. tuclki 266 - ns UART_CLK duty cycle - 40 60 % Setup time for UART_RXD tuckrxsu 5- Hold time for UART_RXD tuckrxdv 5- ns Delay from CLK transition to TXD transition tucktxdv -29 ns ttxen TBD TBD ns ttxhz TBD TBD ns UART_CLK UART_RXD UART_TXD t uckrxsu t ucktxdv t uckrxdv UART_TX_EN t txen t txhz |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |