| 数据搜索系统,热门电子元器件搜索 |
|
CS495313-CVZ 数据表(PDF) 13 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS495313-CVZ 数据表(HTML) 13 Page - Cirrus Logic |
|
13 / 34 page ![]() CS4953xx Data Sheet 32-bit Audio Decoder DSP Family DS705PP3 Copyright 2008 Cirrus Logic 13 5.9 Switching Characteristics — Internal Clock Parameter Symbol Min Max Unit Internal DCLK frequency1 CS49530x-CVZ CS49531x-CQZ CS49531x-CVZ CS49530x-DVZ CS49531x-DQZ CS49531x-DVZ 1. After initial power-on reset, Fdclk = Fxtal. After initial kickstart commands, the PLL is locked to max Fdclk and remains locked until the next power-on reset. Fdclk - Fxtal Fxtal Fxtal Fxtal Fxtal Fxtal 150 150 150 TBD TBD TBD MHz Internal DCLK period1 CS49530x-CVZ CS49531x-CQZ CS49531x-CVZ CS49530x-DVZ CS49531x-DQZ CS49531x-DVZ DCLKP - 6.7 6.7 6.7 TBD TBD TBD 1/Fxtal 1/Fxtal 1/Fxtal 1/Fxtal 1/Fxtal 1/Fxtal ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |