| 数据搜索系统,热门电子元器件搜索 |
|
CS8422-DNZ 数据表(PDF) 69 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8422-DNZ 数据表(HTML) 69 Page - Cirrus Logic |
|
69 / 82 page ![]() DS692PP1 69 CS8422 12.6 Jitter Tolerance Figure 36 shows the Receiver Jitter Tolerance template as illustrated in the AES3 and IEC60958-4 specifi- cation. CS8422 devices have been tested to pass this template. 12.7 Group Delay The group delay introduced by the CS8422 depends on the type of interface selected, and input and output sample rates of the sample rate converter. The expression for the group delay through the CS8422 with the use of the sam- ple rate converter is shown below, where the interface delay is 3 OLRCK periods in all modes except AES3 direct mode, in which it is 2 OLRCK periods. If the sample rate converter is not being used, then the approximate group delay will be equal to the interface delay. Figure 36. Jitter Tolerance Template TotalGroupDelay 8.7 Fsi -------- 5 Fso --------- InterfaceDelay ++ ⎝⎠ ⎛⎞ = |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |