数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5122DS-RDRUM 数据表(PDF) 157 Page - ATMEL Corporation

部件名 AT89C5122DS-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5122DS-RDRUM 数据表(HTML) 157 Page - ATMEL Corporation

Back Button AT89C5122DS-RDRUM Datasheet HTML 153Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 154Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 155Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 156Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 157Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 158Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 159Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 160Page - ATMEL Corporation AT89C5122DS-RDRUM Datasheet HTML 161Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 208 page
background image
157
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
Interrupt System
Introduction
The AT83R5122, AT8xC5122/23 implements an interrupt controller with 15 inputs but
only 9 are used for :
two external interrupts (INT0 and INT1)
two timer interrupts (timers 0, 1),
the UART interface
the SPI interface
the keyboard interface
the USB interface
the Smart Card Interface.
Interrupt System
Description
Each of the interrupt sources can be individually enabled or disabled by setting or clear-
ing a bit in the Interrupt Enable registers (Table 98 on page 160 and Table 99 on page
161). These registers also contain a global disable bit, which must be cleared to disable
all interrupts at once.
Each interrupt source can also be individually programmed to one out of four priority lev-
els by setting or clearing a bit in the Interrupt Priority Low registers (Table 101 on page
162 and Table 103 on page 164) and in the Interrupt Priority High register (Table 102 on
page 163 and Table 105 on page 166) shows the bit values and priority levels associ-
ated with each combination.
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another
low-priority interrupt. A high-priority interrupt can’t be interrupted by any other interrupt
source.
If two interrupt requests of different priority levels are received simultaneously, the
request of higher priority level is serviced. If interrupt requests of the same priority level
are received simultaneously, an internal polling sequence determines which request is
serviced first. Thus within each priority level there is a second priority structure deter-
mined by the polling sequence.
Table 97.
Priority Level Bit Values
IPH.x
IPL.x
Interrupt Level Priority
0
0
0 (Lowest)
011
102
1
1
3 (Highest)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com