CMS4A16LAH datasheet(18/46 Pages) FIDELIX

18 / 46 page

Rev. 0.5, May. ‘07

CMS4A16LAx–75Ex

AC Characteristics

tCK

tROH(1)

CL=1

tCK

tROH(2)

CL=2

tCK

tROH(3)

CL=3

Data-out to high-impedance from PRECHARGE command[40.]

tCK

tMRD

LOAD MODE REGISTER command to ACTIVE or REFRESH command[44.]

tCK

tRDL

Last data-in to PRECHARGE command[43.]

tCK

tCDL

Last data-in to new READ/WRITE command[40.]

Max

Min

Parameter

Units

-75

Symbol

AC Characteristics

Note :

33. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states

(READ, WRITE, including tWR, and PRECHARGE commands). CKE may be used to reduce the data rate.

34. tAC for -133Mhz at CL=3 with no load is 4.5ns and is guaranteed by design.

35. tAC for -133Mhz at CL=3 and V

DD of 1.8V is 6.5ns.

36. AC characteristics assume tT = 1ns.

37. Auto precharge mode only. The precharge timing budget (tRP) begins at 7ns for -133Mhz after the first clock delay, after the last WRITE is executed. May not exceed limit

set for precharge mode.

38. CLK must be toggled a minimum of two times during this period.

39. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.

40. Timing actually specified by tCKS; clock(s) specified as a reference only at minimum cycle rate.

41. Timing actually specified by tWR plus tRP; clock(s) specified as a reference only at minimum cycle rate.

42. Timing actually specified by tWR. ( tDPL is 1CLK at 100Mhz or tDPL is 2CLK at 133Mhz )

43. JEDEC and PC100 specify three clocks.

CMS4A16LAH 数据表(PDF) 18 Page - FIDELIX

CMS4A16LAH 数据表(HTML) 18 Page - FIDELIX

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载