LTC1664IGN datasheet(6/16 Pages) LINER

6 / 16 page

LTC1664

PIN FUNCTIONS

GND (Pin 1): System Ground.

VOUT A to VOUT D (Pins 2–5): DAC Analog Voltage Outputs.

The output range is

1023

1024

VREF









REF (Pin 6): Reference Voltage Input. 0V

≤ VREF ≤ VCC.

CS/LD (Pin 7): Serial Interface Chip Select/Load Input.

When CS/LD is low, SCK is enabled for shifting data on DIN

into the register. When CS/LD is pulled high, SCK is

disabled and data is loaded from the shift register into the

specified DAC register(s), updating the analog output(s).

CMOS and TTL compatible.

SCK (Pin 8): Serial Interface Clock Input. CMOS and TTL

compatible.

DIN (Pin 9): Serial Interface Data Input. Data on the DIN pin

is shifted into the 16-bit register on the rising edge of SCK.

CMOS and TTL compatible.

DOUT (Pin 10): Serial Interface Data Output. Data appears

on DOUT 16 positive SCK edges after being applied to DIN.

May be tied to DIN of another serial device for daisy-chain

operaton. CMOS and TTL compatible.

CLR (Pin 11): Asynchronous Clear Input. All internal shift

and DAC registers are cleared to zero at the falling edge of

the CLR signal, forcing the analog outputs to zero scale.

CMOS and TTL compatible.

NC (Pins 12–15): Make no electrical connection to these

pins.

VCC (Pin 16): Supply Voltage Input. 2.7V ≤ VCC ≤ 5.5V.

LTC1664IGN 数据表(PDF) 6 Page - Linear Technology

LTC1664IGN 数据表(HTML) 6 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载

链接网址

LTC1664IGN 数据表(PDF) 6 Page - Linear Technology

LTC1664IGN 数据表(HTML) 6 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表 下载

链接网址

数据表下载