数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC2052CS 数据表(PDF) 5 Page - Linear Technology

部件名 LTC2052CS
功能描述  Dual/Quad Zero-Drift Operational Amplifiers
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC2052CS 数据表(HTML) 5 Page - Linear Technology

  LTC2052CS Datasheet HTML 1Page - Linear Technology LTC2052CS Datasheet HTML 2Page - Linear Technology LTC2052CS Datasheet HTML 3Page - Linear Technology LTC2052CS Datasheet HTML 4Page - Linear Technology LTC2052CS Datasheet HTML 5Page - Linear Technology LTC2052CS Datasheet HTML 6Page - Linear Technology LTC2052CS Datasheet HTML 7Page - Linear Technology LTC2052CS Datasheet HTML 8Page - Linear Technology LTC2052CS Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
5
LTC2051/LTC2052
20512fd
ELECTRICAL CHARACTERISTICS
LTC2051C/LTC2052C
LTC2051I/LTC2052I
LTC2051H/LTC2052H
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
(LTC2051/LTC2052, LTC2051HV/LTC2052HV) The
denotes the
specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VS = 3V, 5V
unless otherwise noted. (Note 3)
Shutdown Pin Input Low Voltage (VIL)
V + 0.5
V + 0.5
V
Shutdown Pin Input High Voltage (VIH)
V + – 0.5
V + – 0.5
V
Shutdown Pin Input Current
VSHDN = VIL, VS = 3V
–1
–3
–1
–3
μA
VSHDN = VIL, VS = 5V
–2
–5
–2
–5
μA
Internal Sampling Frequency
7.5
7.5
kHz
LTC2051C/LTC2052C
LTC2051I/LTC2052I
LTC2051H/LTC2052H
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
Input Offset Voltage
(Note 2)
±1
±3
±1
±3
μV
Average Input Offset Drift
(Note 2)
0.01
±0.03
0.01
±0.05
μV/°C
Long-Term Offset Drift
50
50
nV/√mo
Input Bias Current (Note 4)
±90
±150
±90
±150
pA
±300
±3000
pA
Input Offset Current (Note 4)
±300
±300
pA
±500
±700
pA
Input Noise Voltage
RS = 100Ω, DC to 10Hz
1.5
1.5
μVP-P
Common Mode Rejection Ratio
VCM = Vto V+ – 1.3
125
130
125
130
dB
120
130
120
130
dB
Power Supply Rejection Ratio
120
130
120
130
dB
115
130
115
130
dB
Large-Signal Voltage Gain
RL = 10k
125
140
125
140
dB
120
140
120
140
dB
Maximum Output Voltage Swing
RL = 2k to GND
±4.75
±4.92
±4.50
±4.92
V
RL = 10k to GND
±4.90
±4.98
±4.85
±4.98
V
Slew Rate
22
V/μs
Gain Bandwidth Product
3
3
MHz
Supply Current (Per Amplifier)
No Load, VSHDN = VIH
1
1.5
1
1.5
mA
Supply Current, Shutdown
VSHDN = VIL
15
30
15
30
μA
Shutdown Pin Input Low Voltage (VIL)
V + 0.5
V + 0.5
V
Shutdown Pin Input High Voltage (VIH)
V + – 0.5
V + – 0.5
V
Shutdown Pin Input Current
VSHDN = VIL
–7
–15
– 7
– 15
μA
Internal Sampling Frequency
7.5
7.5
kHz
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: These parameters are guaranteed by design. Thermocouple effects
preclude measurements of these voltage levels during automated testing.
Note 3: All versions of the LTC2051/LTC2052 are designed, characterized
and expected to meet the extended temperature limits of – 40°C and 125°C.
The LTC2051C/LTC2052C/LTC2051HVC/LTC2052HVC are guaranteed to
meet the temperature limits of 0°C and 70°C. The LTC2051I/LTC2052I/
LTC2051HVI/LTC2052HVI are guaranteed to meet temperature limits of –
40°C and 85°C. The LTC2051H/LTC2051HVH and LTC2052H/LTC2052HVH
(LTC2051HV/LTC2052HV) The
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C. VS = ±5V unless otherwise noted. (Note 3)
are guaranteed to meet the temperature limits of – 40°C and 125°C.
Note 4: The bias current measurement accuracy depends on the proximity of
the negative supply bypass capacitors to the device under test. Because of
this, only the bias current of channel B (LTC2051) and channels A and B
(LTC2052) are 100% tested to the data sheet specifications. The bias
currents of the remaining channels are 100% tested to relaxed limits,
however, their values are guaranteed by design to meet the data sheet limits.
Note 5: This parameter is guaranteed to meet specified performance
through design and characterization. It has not been tested.
Note 6: The θJA specified for the DD package is with minimal PCB heat
spreading metal. Using expanded metal area on all layers of a board
reduces this value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com