数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74ACT11074DBLE 数据表(PDF) 3 Page - Texas Instruments

部件名 74ACT11074DBLE
功能描述  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

74ACT11074DBLE 数据表(HTML) 3 Page - Texas Instruments

  74ACT11074DBLE Datasheet HTML 1Page - Texas Instruments 74ACT11074DBLE Datasheet HTML 2Page - Texas Instruments 74ACT11074DBLE Datasheet HTML 3Page - Texas Instruments 74ACT11074DBLE Datasheet HTML 4Page - Texas Instruments 74ACT11074DBLE Datasheet HTML 5Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 3 / 5 page
background image
74ACT11074
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCAS498A – DECEMBER 1986 – REVISED APRIL 1996
3
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
MIN
MAX
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
UNIT
IOH =50 mA
4.5 V
4.4
4.4
IOH = –50 mA
5.5 V
5.4
5.4
VOH
IOH =24 mA
4.5 V
3.94
3.8
V
IOH = –24 mA
5.5 V
4.94
4.8
IOH = –75 mA†
5.5 V
3.85
IOL =50 mA
4.5 V
0.1
0.1
IOL = 50 mA
5.5 V
0.1
0.1
VOL
IOL =24mA
4.5 V
0.36
0.44
V
IOL = 24 mA
5.5 V
0.36
0.44
IOL = 75 mA†
5.5 V
1.65
II
VI = VCC or GND
5.5 V
±0.1
±1
mA
ICC
VI = VCC or GND,
IO = 0
5.5 V
4
40
mA
DICC‡
One input at 3.4 V,
Other inputs at GND or VCC
5.5 V
0.9
1
mA
Ci
VI = VCC or GND
5 V
3.5
pF
† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.
timing requirements over recommended ranges of supply voltage and free-air temperature (unless
otherwise noted) (see Figure 1)
TA = 25°C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
100
0
100
MHz
t
Pulse duration
PRE or CLR low
5
5
ns
tw
Pulse duration
CLK low or high
5
5
ns
t
Set p time before CLK
↑
Data high or low
4.5
4.5
ns
tsu
Setup time before CLK
↑
PRE or CLR inactive
2
2
ns
th
Hold time after CLK
↑
0
0
ns
switching characteristics over recommended ranges of supply voltage and free-air temperature
(unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25°C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
100
125
100
MHz
tPLH
PRE or CLR
QorQ
1.5
5.7
8.9
1.5
9.6
ns
tPHL
PRE or CLR
Q or Q
1.5
6.6
11.3
1.5
12.5
ns
tPLH
CLK
QorQ
1.5
6
8.5
1.5
9.4
ns
tPHL
CLK
Q or Q
1.5
5.7
8
1.5
8.8
ns
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance per flip-flop
CL = 50 pF,
f = 1 MHz
30
pF



Html Pages

1 2 3 4 5


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com