数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC4218IGN 数据表(PDF) 4 Page - Linear Technology

部件名 LTC4218IGN
功能描述  Hot Swap Controller
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC4218IGN 数据表(HTML) 4 Page - Linear Technology

  LTC4218IGN Datasheet HTML 1Page - Linear Technology LTC4218IGN Datasheet HTML 2Page - Linear Technology LTC4218IGN Datasheet HTML 3Page - Linear Technology LTC4218IGN Datasheet HTML 4Page - Linear Technology LTC4218IGN Datasheet HTML 5Page - Linear Technology LTC4218IGN Datasheet HTML 6Page - Linear Technology LTC4218IGN Datasheet HTML 7Page - Linear Technology LTC4218IGN Datasheet HTML 8Page - Linear Technology LTC4218IGN Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
LTC4218
4
4218fb
ELECTRICAL CHARACTERISTICS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All currents into pins are positive, all voltages are referenced to
GND unless otherwise specified.
The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VDD = 12V unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
ITIMER(RATIO)
TIMER Pin Current Ratio ITIMER(DN)/
ITIMER(UP)
●
1.6
2
2.7
%
IMON(FS)
IMON Fullscale Output Current
VSENSE+ – VSENSE– = 15mV
●
94
100
106
μA
IMON(OFF)
IMON Pin Offset Current
VSENSE+ – VSENSE– = 1mV
●
±0
±6
μA
GIMON
IMON Pin Gain
VSENSE+ – VSENSE– = 15mV and 1mV
●
6.47
6.67
6.87
μA/mV
AC Characteristics
tPHL(GATE)
Input High (OV), Input Low (UV) to GATE
Low Propagation Delay
VGATE < 16.5V Falling
●
35
μs
tPHL(SENSE)
VSENSE+ – VSENSE– High to GATE Low
Propagation Delay
VFB = 0, Step (VSENSE+ – VSENSE–) to
60mV, CGATE = 1.5nF, VGATE < 16.5V
Falling
●
0.2
1
μs
tD(ON)
Turn-On Delay
Step VUV to 2V, VGATE > 13V
●
50
100
150
ms
Note 3: An internal clamp limits the GATE pin to a maximum of 6.5V above
the SOURCE pin. Driving either GATE or SOURCE pin to voltages beyond
the clamp may damage the device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com