| 数据搜索系统,热门电子元器件搜索 |
|
CDK1307DILP40 数据表(PDF) 3 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
CDK1307DILP40 数据表(HTML) 3 Page - Cadeka Microcircuits LLC. |
|
3 / 15 page ![]() ©2008 CADEKA Microcircuits LLC www.cadeka.com 3 ADVANCE Data Sheet Pin No. Pin Name Description 23 D_4 Output Data 24 ORNG Out of Range flag. High when input signal is out of range 27 CLK_EXT Output clock signal for data synchronization. CMOS levels 28 D_5 Output Data 29 D_6 Output Data 30 D_7 Output Data 31 D_8 Output Data 32 D_9 Output Data 33 D_10 Output Data 34 D_11 Output Data (MSB for 1Vpp full scale range, see Reference Voltages section) 35 D_12 Output Data (MSB for 2Vpp full scale range) 38, 39 CM_EXTBC_1, CM_EXTBC_0 Bias control bits for the buffer driving pin CM_EXT 00: OFF 10: 50μA 10: 500μA 11: 1mA 40 SLP_N Sleep Mode when low Pin Assignments (Continued) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |