CLC1006 datasheet(13/16 Pages) CADEKA

13 / 16 page

Data Sheet

www.cadeka.com

0.5

1.5

2.5

-40

-20

Ambient Temperature (°C)

SOT23-5

SOIC-8

Figure 3. Maximum Power Derating

Driving Capacitive Loads

Increased phase delay at the output due to capacitive load-

ing can cause ringing, peaking in the frequency response,

and possible unstable behavior. Use a series resistance,

RS, between the amplifier and the load to help improve

stability and settling performance. Refer to Figure 4.

Input

Output

Figure 4. Addition of RS for Driving

Capacitive Loads

Table 1 provides the recommended RS for various capaci-

tive loads. The recommended RS values result in <=1dB

peaking in the frequency response. The Frequency Re-

sponse vs. CL plots, on page 7, illustrates the response of

the CLC1006.

CL (pF)

RS (Ω)

-3dB BW (MHz)

300

210

100

150

500

1000

3.3

Table 1: Recommended RS vs. CL

For a given load capacitance, adjust RS to optimize the

tradeoff between settling time and bandwidth. In general,

reducing RS will increase bandwidth at the expense of ad-

ditional overshoot and ringing.

Overdrive Recovery

An overdrive condition is defined as the point when ei-

ther one of the inputs or the output exceed their specified

voltage range. Overdrive recovery is the time needed for

the amplifier to return to its normal or linear operating

point. The recovery time varies, based on whether the

input or output is overdriven and by how much the range

is exceeded. The CLC1006 will typically recover in less

than 25ns from an overdrive condition. Figure 5 shows the

CLC1006 in an overdriven condition.

Figure 5. Overdrive Recovery

Layout Considerations

General layout and supply bypassing play major roles

in high frequency performance. CaDeKa has evaluation

boards to use as a guide for high frequency layout and as

aid in device testing and characterization. Follow the steps

below as a basis for high frequency layout:

• Include 6.8µF and 0.1µF ceramic capacitors for power

supply decoupling

• Place the 6.8µF capacitor within 0.75 inches of the power pin

• Place the 0.1µF capacitor within 0.1 inches of the power pin

• Remove the ground plane under and around the part,

especially near the input and output pins to reduce para-

sitic capacitance

• Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts below for more in-

formation.

-5

-4

-3

-2

-1

-3

-2

-1

100

120

140

160

180

200

Time (ns)

Output

Input

VIN = 2.5Vpp

G = 5

CLC1006 数据表(PDF) 13 Page - Cadeka Microcircuits LLC.

CLC1006 数据表(HTML) 13 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载