CLC2011 datasheet(10/16 Pages) CADEKA

10 / 16 page

Advance Data Sheet

www.cadeka.com

The dynamic power is focused primarily within the output

stage driving the load. This value can be calculated as:

PDYNAMIC = (VS+ - VLOAD)RMS × ( ILOAD)RMS

Assuming the load is referenced in the middle of the pow-

er rails or Vsupply/2.

Figure 4 shows the maximum safe power dissipation in

the package vs. the ambient temperature for the pack-

ages available.

Figure 4. Maximum Power Derating

Input Common Mode Voltage

The common mode input range extends to 250mV below

ground and to 250mV above Vs, in single supply opera-

tion. Exceeding these values will not cause phase reversal.

However, if the input voltage exceeds the rails by more

than 0.5V, the input ESD devices will begin to conduct. The

output will stay at the rail during this overdrive condition.

If the absolute maximum input voltage (700mV beyond ei-

ther rail) is exceeded, externally limit the input current to

±5mA as shown in Figure 5.

Output

Input

10k

Figure 5. Circuit for Input Current Protection

Driving Capacitive Loads

Increased phase delay at the output due to capacitive load-

ing can cause ringing, peaking in the frequency response,

and possible unstable behavior. Use a series resistance, RS,

between the amplifier and the load to help improve stability

and settling performance. Refer to Figure 6.

Input

Output

Figure 6. Addition of RS for Driving

Capacitive Loads

Table 1 provides the recommended RS for various capaci-

tive loads. The recommended RS values result in approxi-

mately <1dB peaking in the frequency response. The Fre-

quency Response vs. CL plot, on page 6, illustrates the

response of the CLCx011.

CL (pF)

RS (Ω)

-3dB BW (kHz)

10pF

2.2

20pF

2.4

50pF

2.5

100pF

100

Table 1: Recommended RS vs. CL

For a given load capacitance, adjust RS to optimize the

tradeoff between settling time and bandwidth. In general,

reducing RS will increase bandwidth at the expense of ad-

ditional overshoot and ringing.

Overdrive Recovery

An overdrive condition is defined as the point when ei-

ther one of the inputs or the output exceed their specified

voltage range. Overdrive recovery is the time needed for

the amplifier to return to its normal or linear operating

point. The recovery time varies, based on whether the

input or output is overdriven and by how much the range

is exceeded. The CLCx011 will typically recover in less

than 50ns from an overdrive condition. Figure 7 shows the

CLC1011 in an overdriven condition.

CLC2011 数据表(PDF) 10 Page - Cadeka Microcircuits LLC.

CLC2011 数据表(HTML) 10 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载