CLC1606 datasheet(14/18 Pages) CADEKA

14 / 18 page

Data Sheet

www.cadeka.com

Driving Capacitive Loads

Increased phase delay at the output due to capacitive load-

ing can cause ringing, peaking in the frequency response,

and possible unstable behavior. Use a series resistance,

RS, between the amplifier and the load to help improve

stability and settling performance. Refer to Figure 6.

Figure 6. Addition of RS for Driving

Capacitive Loads

Table 2 provides the recommended RS for various capaci-

tive loads. The recommended RS values result in <=0.5dB

peaking in the frequency response. The Frequency Re-

sponse vs. CL plot, on page 5, illustrates the response of

the CLC1606 Family.

CL (pF)

RS (Ω)

-3dB BW (MHz)

375

100

180

1000

3.3

Table 1: Recommended RS vs. CL

For a given load capacitance, adjust RS to optimize the

tradeoff between settling time and bandwidth. In general,

reducing RS will increase bandwidth at the expense of ad-

ditional overshoot and ringing.

Parasitic Capacitance on the Inverting Input

Physical connections between components create unin-

tentional or parasitic resistive, capacitive, and inductive

elements.

Parasitic capacitance at the inverting input can be espe-

cially troublesome with high frequency amplifiers. A para-

sitic capacitance on this node will be in parallel with the

gain setting resistor Rg. At high frequencies, its imped-

ance can begin to raise the system gain by making Rg

appear smaller.

In general, avoid adding any additional parasitic capaci-

tance at this node. In addition, stray capacitance across

the Rf resistor can induce peaking and high frequency

ringing. Refer to the layout considerations section for

additional information regarding high speed layout tech-

niques.

Overdrive Recovery

An overdrive condition is defined as the point when either

one of the inputs or the output exceed their specified volt-

age range. Overdrive recovery is the time needed for the

amplifier to return to its normal or linear operating point.

The recovery time varies, based on whether the input or

output is overdriven and by how much the range is ex-

ceeded. The CLC1606 Family will typically recover in less

than 10ns from an overdrive condition. Figure 7 shows the

CLC1606 in an overdriven condition.

Figure 7. Overdrive Recovery

Power Dissipation

Power dissipation should not be a factor when operating

under the stated 1000 ohm load condition. However, ap-

plications with low impedance, DC coupled loads should

be analyzed to ensure that maximum allowed junction

temperature is not exceeded. Guidelines listed below can

be used to verify that the particular application will not

cause the device to operate beyond it’s intended operat-

ing range.

Maximum power levels are set by the absolute maximum

junction rating of 150°C. To calculate the junction tem-

perature, the package thermal resistance value ThetaJA

(ӨJA) is used along with the total die power dissipation.

TJunction = TAmbient + (ӨJA × PD)

Where TAmbient is the temperature of the working environment.

Input

Output

-6

-4

-2

-1.5

-1

-0.5

0.5

1.5

100 120 140 160 180 200

Time (ns)

Output

Input

VIN = 2Vpp

G = 5

CLC1606 数据表(PDF) 14 Page - Cadeka Microcircuits LLC.

CLC1606 数据表(HTML) 14 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

数据表下载