| 数据搜索系统,热门电子元器件搜索 |
|
SN75LBC970ADL 数据表(PDF) 11 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SN75LBC970ADL 数据表(HTML) 11 Page - Texas Instruments |
|
11 / 20 page ![]() SN75LBC970A SCSI DIFFERENTIAL CONVERTER-CONTROL SLLS215B – MAY 1995 – REVISED JANUARY 1999 11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 PARAMETER MEASUREMENT INFORMATION Table 1. Output Test Enabling (No Clock Input) SIGNAL BUS CONTROL INPUT(s) INPUT(s) OUTPUT TEST RSTFLTR RESET BBSY – BBSY+ ABSY– DSENS ATN, ACK, MSG, C/D, REQ, I/O A B H H L ATN, ACK, MSG, C/D, REQ, I/O B A H L L RST A B L—>H H L H H RST B A L—>H H L H H SEL, BSY B A L H L—>H H SEL, BSY B H H L TIMEOUT N/A H L L DRVBUS† BBSY –/ BBSY+, BSEL–/BSEL+, TIMEOUT DRVBUS H L L TIMEOUT N/A Z H L † For these conditions, DRVBUS = BSEL or BBSY and TIMEOUT together. Output Input TIMEOUT 15 pF Input Output 0 V 1.5 V VCC t0 t0 or tP tP VOL 1.5 V VOH DRVBUS tPHL tPLH RESET TEST DSENS, BSEL, BBSY RSTFLTR TIMEOUT DRVBUS Figure 5. TIMEOUT to DRVBUS Delay Time Test Circuit and Timing Definitions |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |