TLV5633CDWG4 datasheet(5/23 Pages) TI

5 / 23 page

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

OPERATING CHARACTERISTICS

TLV5633C

TLV5633I

SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006

over recommended operating free-air temperature range, V

ref = 2.048 V, Vref = 1.024 V (unless otherwise noted)

REFERENCE PIN CONFIGURED AS OUTPUT (REF)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Vref(OUTL)

Low reference voltage

1.003

1.024

1.045

Vref(OUTH)

High reference voltage

AVDD = DVDD > 4.75 V

2.027

2.048

2.069

Iref(source)

Output source current

Iref(sink)

Output sink current

-1

PSRR

Power supply rejection ratio

-48

REFERENCE PIN CONFIGURED AS INPUT (REF)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Input voltage

AVDD-1.5

Input resistance

Ω

Input capacitance

Fast

900

Reference input bandwidth

REF = 0.2 Vpp + 1.024 V dc

kHz

Slow

500

Fast

-87

10 kHz

Slow

-77

REF = 1 Vpp + 2.048 V dc,

Harmonic distortion, reference input

Fast

-74

AVDD = 5 V

50 kHz

Slow

-61

100 kHz

Fast

-66

Reference feedthrough

REF = 1 Vpp at 1 kHz + 1.024 V dc (1)

-80

DIGITAL INPUTS

IIH

High-level digital input current

VI = DVDD

µA

IIL

Low-level digital input current

VI = 0 V

-1

µA

Input capacitance

(1)

Reference feedthrough is measured at the DAC output with an input code = 0x000.

over recommended operating free-air temperature range, V

ref = 2.048 V, and Vref = 1.024 V, (unless otherwise noted)

ANALOG OUTPUT DYNAMIC PERFORMANCE

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Fast

ts(FS)

Output settling time, full scale

RL = 10 kΩ, CL = 100 pF (1)

µs

Slow

3.5

Fast

0.5

1.5

ts(CC)

Output settling time, code to code

RL = 10 kΩ, CL = 100 pF (2)

µs

Slow

Fast

Slew rate

RL = 10 kΩ, CL = 100 pF (3)

V/µs

Slow

1.2

1.7

Glitch energy

DIN = 0 to 1, fCLK = 100 kHz, CS = VDD

nV-S

SNR

Signal-to-noise ratio

SINAD

Signal-to-noise + distortion

fs = 480 kSPS, fB = 20 kHz, fout = 1 kHz,

RL = 10 kΩ, CL = 100 pF

THD

Total harmonic distortion

-69

-62

SFDR

Spurious free dynamic range

(1)

Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of

0x020 to 0xFDF or 0xFDF to 0x020 respectively.

(2)

Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one

count.

(3)

Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

Submit Documentation Feedback

TLV5633CDWG4 数据表(PDF) 5 Page - Texas Instruments

TLV5633CDWG4 数据表(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

数据表下载

链接网址

TLV5633CDWG4 数据表(PDF) 5 Page - Texas Instruments

TLV5633CDWG4 数据表(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

数据表 下载

链接网址

数据表下载