www.ti.com

DIGITAL INPUT TIMING REQUIREMENTS

PARAMETER MEASUREMENT INFORMATION

X

Data

X

X

Address

X

D(0-7)

A(0,1)

CS

WE

LDAC

LSW

X

X

MSW

X

0

X

X

1

X

D(0-7)

A(0,1)

CS

WE

LDAC

TLV5633C

TLV5633I

SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006

MIN

NOM

MAX

UNIT

Setup time, CS low before negative WE edge

15

ns

Setup time, data ready before positive WE edge

10

ns

Setup time, addresses ready before positive WE edge

20

ns

Hold time, data and addresses held valid after positive WE edge

5

ns

Setup time, positive WE edge before LDAC low

5

ns

Pulse duration, WE high

20

ns

Pulse duration, LDAC low

23

ns

Figure 1. Timing Diagram

Figure 2. Example of a Complete Write Cycle (MSW, LSW) Using LDAC for Update

6

Submit Documentation Feedback