数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ASM690AESA 数据表(PDF) 2 Page - PulseCore Semiconductor

部件名 ASM690AESA
功能描述  關P Power Supply Supervisor With Battery Backup Switch
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PULSECORE [PulseCore Semiconductor]
网页  http://www.onsemi.com/
标志 PULSECORE - PulseCore Semiconductor

ASM690AESA 数据表(HTML) 2 Page - PulseCore Semiconductor

  ASM690AESA Datasheet HTML 1Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 2Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 3Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 4Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 5Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 6Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 7Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 8Page - PulseCore Semiconductor ASM690AESA Datasheet HTML 9Page - PulseCore Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
ASM690A/692A
ASM802L/802M
April 2008
ASM805L
rev 1.7
µP Power Supply Supervisor With Battery Backup Switch
2 of 15
Notice: The information in this document is subject to change without notice.
Pin Configuration
Pin Description
Pin Number
ASM690A/
ASM692A
ASM802L/
ASM802M
ASM805L
Name
Function
1
1
VOUT
Voltage supply for RAM. When VCC is above the reset threshold, VOUT
connects to VCC through a P-Channel MOS device. If VCC falls below the
reset threshold, this output will be connected to the backup supply at VBATT
(or VCC, whichever is higher) through the MOS switch to provide continuous
power to the CMOS RAM.
2
2
VCC
+5V power supply input.
3
3
GND
Ground
4
4
PFI
Power failure monitor input. PFI is connected to the internal power fail
comparator which is referenced to 1.25V. The power fail output (PFO) is
active LOW but remains HIGH if PFI is above 1.25V. If this feature is
unused, the PFI pin should be connected to GND or VOUT.
5
5
PFO
Power-fail output. PFO is active LOW whenever the PFI pin is less than
1.25V.
6
6
WDI
Watchdog input. The WDI input monitors microprocessor activity. An internal
timer is reset with each transition of the WDI input. If the WDI is held HIGH
or LOW for longer than the watchdog timeout period, typically 1.6 seconds,
RESET (or RESET) is asserted for the reset pulse width time, tRS, of
140ms, minimum.
7
-
RESET
Active-LOW reset output. When triggered by VCC falling below the reset
threshold or by watchdog timer timeout, RESET pulses low for the reset
pulse width tRS, typically 200ms. It will remain low if VCC is below the reset
threshold (4.65V in ASM690A / ASM802L and 4.4V in the ASM692A /
ASM802L) and remains low for 200ms after VCC rises above the reset
threshold.
-
7
RESET
Active-HIGH reset output. The inverse of RESET.
8
8
VBATT
Auxiliary power or backup-battery input. VBATT should be connected to GND
if the function is not used. The input has about 40mV of hysteresis to
prevent rapid toggling between VCC and VBATT.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com