数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS5463IPFP 数据表(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
部件名 ADS5463IPFP
功能描述  12-Bit, 500-/550-MSPS Analog-to-Digital Converters
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

ADS5463IPFP 数据表(HTML) 12 Page - Texas Instruments

Back Button ADS5463IPFP Datasheet HTML 8Page - Texas Instruments ADS5463IPFP Datasheet HTML 9Page - Texas Instruments ADS5463IPFP Datasheet HTML 10Page - Texas Instruments ADS5463IPFP Datasheet HTML 11Page - Texas Instruments ADS5463IPFP Datasheet HTML 12Page - Texas Instruments ADS5463IPFP Datasheet HTML 13Page - Texas Instruments ADS5463IPFP Datasheet HTML 14Page - Texas Instruments ADS5463IPFP Datasheet HTML 15Page - Texas Instruments ADS5463IPFP Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
ADS5463
ADS54RF63
SLAS515E – NOVEMBER 2006 – REVISED JULY 2009 ................................................................................................................................................... www.ti.com
Table 1. PIN FUNCTIONS
PIN
DESCRIPTION
NAME
NO.
AIN
16
Differential input signal (positive)
AIN
17
Differential input signal (negative)
3, 8, 13, 14, 19, 21,
AVDD5
Analog power supply (5 V)
23, 25, 27, 31
Analog power supply (3.3 V) (Suggestion for
≤250 MSPS: leave option to connect to 5 V for
AVDD3
35, 37, 39
ADS5440/4 13-bit compatibility)
DVDD3
1, 51, 66
Output driver power supply (3.3 V)
7, 9, 12, 15, 18, 20,
AGND
22, 24, 26, 28, 30,
Analog ground
32, 34, 36, 38, 40
(Power Pad)
(81)
Power pad for thermal relief, also analog ground
DGND
2, 52, 65
Digital ground
CLK
10
Differential input clock (positive). Conversion is initiated on rising edge.
CLK
11
Differential input clock (negative)
54, 56, 58, 60, 62,
D0–D11
64, 68, 70, 72, 74,
76, 78
LVDS digital output pairs (D0/D0 is LSB pair. D11/D11 is MSB pair.)
53, 55, 57, 59, 61,
D0–D11
63, 67, 69, 71, 73,
75, 77
DRY, DRY
80, 79
Data ready LVDS output pair
No connect (4 and 5 should be left floating, 43–50 are possible future bit additions for this pinout
NC
4, 5, 43–50
and therefore can be connected to a digital bus or left floating)
Overrange indicator LVDS output. A logic high signals an analog input in excess of the full-scale
OVR, OVR
42, 41
range.
Pin 29 is reserved for possible future Vcm output for this pinout, like ADS5474; pin 33 is reserved for
RESERVED
29, 33
possible future power-down control pin for this pinout, like ADS5474.
VREF
6
Reference voltage input/output (2.4 V nominal). Connect 0.1-
µF capacitor from VREF to AGND.
12
Submit Documentation Feedback
Copyright © 2006–2009, Texas Instruments Incorporated
Product Folder Link(s): ADS5463 ADS54RF63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com