SPT7830 datasheet(2/8 Pages) CADEKA

2 / 8 page

12/29/99

SPT7830

ELECTRICAL SPECIFICATIONS

TA = +25 °C, VDD = +5.0 V, VIN = 0 to +3 V, fCLK = 35 MHz, fS = 2.5 MSPS, VREF+ = +3.0 V, VREF– = 0.0 V, unless otherwise specified.

TEST

PARAMETERS

CONDITIONS

LEVEL

MIN

TYP

MAX

UNITS

DC ELECTRICAL CHARACTERISTICS

DC Performance

Resolution

Bits

Differential Linearity

±0.5

±1.0

LSB

Integral Linearity

±1.0

±1.5

LSB

No Missing Codes

Guaranteed

Analog Input

Input Voltage Range1

VREF– +4%

VREF+ –6%

Input Resistance

Ω

Input Capacitance

Input Bandwidth (Small Signal)

MHz

Offset

–2

% of FSR

Gain Error

–2

% of FSR

Reference Input

Resistance

250

280

350

Ω

Voltage Range1

VREF–2

–4%

VREF+ –∆

VREF+2

VREF– +∆

2/3 VDD

VREF+ – VREF– (∆)

1/10 VDD

Reference Settling Time

Timing Characteristics

Maximum Conversion Rate

2.5

1.0

MSPS

Minimum Conversion Rate

kSPS

Maximum External Clock Rate

MHz

Minimum External Clock Rate

kHz

Aperture Delay Time

Aperture Jitter Time

Data Output LSB Hold Time

TMIN to TMAX

Supply Voltages

VDD ...........................................................................+6 V

Input Voltages

Analog Input ................................................ –0.7 to +6 V

VREF+ .......................................................... –0.7 to +6 V

VREF– .......................................................... –0.7 to +6 V

Clock and SC .............................................. –0.7 to +6 V

Output

Data Out ................................................................ 10 mA

Temperature

Operating,

ambient ............................... –40 to +85

°C

junction ......................................... +175

°C

Lead, Soldering (10 seconds) ............................ +300

°C

Storage .................................................... –65 to +150

°C

Note: 1. Operation at any Absolute Maximum Ratings is not implied. See Electrical Specifications for proper nominal applied

conditions in typical applications.

1 Percentages refer to percent of [(VREF+) – (VREF–)]

∆ = Minimum (VREF+ – VREF–)

ABSOLUTE MAXIMUM RATING (Beyond which damage may occur)1

SPT7830 数据表(PDF) 2 Page - Cadeka Microcircuits LLC.

SPT7830 数据表(HTML) 2 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8

数据表下载