EVAL-AD7985EBZ datasheet(21/28 Pages) AD

21 / 28 page

AD7985

Rev. 0 | Page 21 of 28

CS MODE, 4-WIRE WITHOUT BUSY INDICATOR

This mode is usually used when multiple AD7985 devices are

connected to an SPI-compatible digital host. A connection dia-

gram example using two AD7985 devices is shown in Figure 30,

and the corresponding timing is given in Figure 31.

With SDI high, a rising edge on CNV initiates a conversion,

selects CS mode, and forces SDO to high impedance. In this

mode, CNV must be held high during the conversion phase

and the subsequent data readback. (If SDI and CNV are low,

SDO is driven low.) Prior to the minimum conversion time,

SDI can be used to select other SPI devices, such as analog multi-

plexers, but SDI must be returned high before the minimum

conversion time elapses and then held high for the maximum

possible conversion time to avoid the generation of the busy

signal indicator.

When the conversion is complete, the AD7985 enters the

acquisition phase and powers down. Each ADC result can be

read by bringing its SDI input low, which consequently outputs

the MSB onto SDO. The remaining data bits are then clocked by

subsequent SCK falling edges. The data is valid on both SCK

edges. Although the rising edge can be used to capture the data,

a digital host using the SCK falling edge allows a faster reading

rate, provided that it has an acceptable hold time. After the 16th

SCK falling edge, SDO returns to high impedance and another

AD7985 can be read.

AD7985

SDI

SDO

CNV

SCK

CONVERT

DATA IN

CLK

DIGITAL HOST

CS1

CS2

AD7985

SDI

SDO

CNV

SCK

Figure 30. CS Mode, 4-Wire Without Busy Indicator Connection Diagram

ACQUISITION (n)

ACQUISITION

(n – 1)

ACQUISITION

(n + 1)

BEGIN DATA (n – 1)

CONVERSION (n)

END DATA (n – 1)

SCK

CNV

SDO

CONVERSION (n – 1)

END DATA (n – 2)

tCONV

tDATA

(I/O QUIET

TIME)

(I/O QUIET

TIME)

115

SDI

(I/O QUIET

TIME)

tCYC

tACQ

tQUIET

tSCK

tDIS

tHSDO

tHSDICNV

tSSDICNV

tEN

tDSDO

tHSDO

tDATA

tCONV

Figure 31. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing

EVAL-AD7985EBZ 数据表(PDF) 21 Page - Analog Devices

EVAL-AD7985EBZ 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载

链接网址

EVAL-AD7985EBZ 数据表(PDF) 21 Page - Analog Devices

EVAL-AD7985EBZ 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表 下载

链接网址

数据表下载