STM32W108HBU61 datasheet(11/179 Pages) STMICROELECTRONICS

11 / 179 page

STM32W108CB, STM32W108HB

Description

Doc ID 16252 Rev 2

11/179

6 MHz operation can only be used when radio operations are not required since the radio

requires an accurate 12 MHz clock.

The ARM® Cortex-M3 in the STM32W108 has also been enhanced to support two separate

memory protection levels. Basic protection is available without using the MPU, but the usual

operation uses the MPU. The networking stack software runs in privileged mode, which

allows full, unrestricted access to all areas of the chip, while application code runs in user

mode. In user mode, reading or writing to certain areas of memory and registers is restricted

to prevent common software bugs from interfering with network software operation. Errant

writes are captured and details are reported to the developer to assist in tracking down and

fixing issues.

The STM32W108 having an embedded ARM core, is therefore compatible with all ARM

tools and software.

1.2.2

Embedded Flash memory

Up to 128 Kbytes of embedded Flash memory is available for storing programs and data.

1.2.3

CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit

data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or

storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of

verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of

the software during runtime, to be compared with a reference signature generated at link-

time and stored at a given memory location.

1.2.4

Nested vectored interrupt controller (NVIC)

The STM32W108 embeds a nested vectored interrupt controller able to handle up to 43

maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16

priority levels.

●

Closely coupled NVIC gives low latency interrupt processing

●

Interrupt entry vector table address passed directly to the core

●

Closely coupled NVIC core interface

●

Allows early processing of interrupts

●

Processing of late arriving higher priority interrupts

●

Support for tail-chaining

●

Processor state automatically saved

●

Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

1.2.5

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate

interrupt/event requests. Each line can be independently configured to select the trigger

event (rising edge, falling edge, both) and can be masked independently. A pending register

maintains the status of the interrupt requests. The EXTI can detect an external line with a

STM32W108HBU61 数据表(PDF) 11 Page - STMicroelectronics

STM32W108HBU61 数据表(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载