数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM8L101F2P3ATR 数据表(PDF) 49 Page - STMicroelectronics

部件名 STM8L101F2P3ATR
功能描述  8-bit ultralow power microcontroller with up to 8 Kbytes Flash, multifunction timers, comparators, USART, SPI, I2C
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8L101F2P3ATR 数据表(HTML) 49 Page - STMicroelectronics

Back Button STM8L101F2P3ATR Datasheet HTML 45Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 46Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 47Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 48Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 49Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 50Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 51Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 52Page - STMicroelectronics STM8L101F2P3ATR Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 77 page
background image
STM8L101xx
Electrical parameters
Doc ID 15275 Rev 7
49/77
9.3.6
I/O port pin characteristics
General characteristics
Subject to general operating conditions for VDD and TA unless otherwise specified. All
unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or
an external pull-up or pull-down resistor.
Table 26.
I/O static characteristics (1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage(2)
Standard I/Os
VSS-0.3
-
0.3 x VDD
V
True open drain I/Os
VSS-0.3
-
0.3 x VDD
VIH
Input high level voltage (2)
Standard I/Os
0.70 x VDD
-VDD+0.3
V
True open drain I/Os
0.70 x VDD
-5.25
Vhys
Schmitt trigger voltage hysteresis (3)
Standard I/Os
-
200
-
mV
True open drain I/Os
-
250
-
Ilkg
Input leakage current (4)
VSSVINVDD
Standard I/Os
-
-
50 (5)
nA
VSSVINVDD
True open drain I/Os
-
-
200(5)
VSSVINVDD
PA0 with high sink LED
driver capability
-
-
200(5)
RPU
Weak pull-up equivalent resistor(6)
VIN=VSS
30
45
60
k
Ω
CIO
(7)
I/O pin capacitance
-
5
-
pF
1.
VDD = 3.0 V, TA = -40 to 85 °C unless otherwise specified.
2.
Data based on characterization results, not tested in production.
3.
Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
4.
The max. value may be exceeded if negative current is injected on adjacent pins.
5.
Not tested in production.
6.
RPU pull-up equivalent resistor based on a resistive transistor (corresponding IPU current characteristics described in
Figure 22).
7.
Data guaranteed by Design, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com