数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM8L151C4U6 数据表(PDF) 85 Page - STMicroelectronics

部件名 STM8L151C4U6
功能描述  8-bit ultralow power MCU, up to 32 KB Flash, 1 KB Data EEPROM RTC, LCD, timers, USART, I2C, SPI, ADC, DAC, comparators
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM8L151C4U6 数据表(HTML) 85 Page - STMicroelectronics

Back Button STM8L151C4U6 Datasheet HTML 81Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 82Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 83Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 84Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 85Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 86Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 87Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 88Page - STMicroelectronics STM8L151C4U6 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 101 page
background image
STM8L151xx, STM8L152xx
Electrical parameters
Doc ID 15962 Rev 2
85/101
INL
Integral non linearity(7)
RL ≥5kΩ, CL≤ 50 pF
DACOUT buffer ON
± 2
TBD
12-bit
LSB
CL≤ 50 pF
DACOUT buffer OFF
TBD
TBD
Offset
Offset error(8)
RL ≥5kΩ, CL≤ 50 pF
DACOUT buffer ON
± 20
TBD
mV
CL≤ 50 pF
DACOUT buffer OFF
TBD
TBD
Gain error
Gain error
RL ≥5kΩ, CL≤ 50 pF
DACOUT buffer ON
0.5
TBD
%
CL≤ 50 pF
DACOUT buffer OFF
TBD
TBD
TUE
Total unadjusted error
RL ≥5kΩ, CL≤ 50 pF
DACOUT buffer ON
TBD
TBD
12-bit
LSB
CL≤ 50 pF
DACOUT buffer OFF
TBD
TBD
tsettling
Settling time (full scale: for a 12-
bit input code transition between
the lowest and the highest input
codes when DAC_OUT reaches
the final value ±1LSB
RL ≥5kΩ, CL≤ 50 pF
7TBD
µs
Update rate
Max frequency for a correct
DAC_OUT (@95%) change
when small variation of the input
code (from code i to i+1LSB).
RL ≥ 5kΩ, CL ≤50 pF
1
Msps
tWAKEUP
Wakeup time from OFF state.
Input code between lowest and
highest possible codes.
RL ≥5kΩ, CL≤50 pF
9TBD
µs
PSRR+
Power supply rejection ratio (to
VDDA) (static DC measurement
)
RL≥ 5kΩ, CL≤50 pF
-60
-35
dB
1.
For 48-pin package only.
2.
Data guaranteed by design, not tested in production.
3.
Resistive load between DACOUT and GNDA.
4.
Capacitive load at DACOUT pin.
5.
It gives the output excursion of the DAC.
6.
Difference between two consecutive codes - 1 LSB.
7.
Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023.
8.
Difference between measured value and ideal value=VREF/2.
Table 44.
DAC characteristics, output on PF0(1) (continued)
Symbol
Parameter
Conditions
Min (2)
Typ
Max(1)
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com