25LC080CT-ESLASHST datasheet(11/28 Pages) MICROCHIP

11 / 28 page

DS22151A-page 11

25XX080C/D

2.6

Write Status Register (WRSR)

Instruction

The Write Status Register (WRSR) instruction allows the

user to write to the nonvolatile bits in the STATUS reg-

ister as shown in Table 2-2. The user is able to select

one of four levels of protection for the array by writing

to the appropriate bits in the STATUS register. The

array is divided up into four segments. The user has the

ability to write-protect none, one, two or all four of the

segments of the array. The partitioning is controlled as

shown in Table 2-3.

The Write-Protect Enable (WPEN) bit is also a

nonvolatile bit that is available as an enable bit for the WP

pin. The Write-Protect (WP) pin and the Write-Protect

Enable (WPEN) bit in the STATUS register control the

programmable hardware write-protect feature. Hardware

write protection is enabled when WP pin is low and the

WPEN bit is high. Hardware write protection is disabled

when either the WP pin is high or the WPEN bit is low.

When the chip is hardware write-protected, only writes to

nonvolatile bits in the STATUS register are disabled. See

Table 2-4 for a matrix of functionality on the WPEN bit.

See Figure 2-7 for the WRSR timing sequence.

TABLE 2-3:

ARRAY PROTECTION

FIGURE 2-7:

WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)

BP1

BP0

Array Addresses

Write-Protected

none

upper 1/4

(0300h-03FFh)

upper 1/2

(0200h-03FFh)

all

(0000h-03FFh)

1011

12131415

Instruction

Data to STATUS Register

High-Impedance

SCK

25LC080CT-E/ST 数据表(PDF) 11 Page - Microchip Technology

25LC080CT-E/ST 数据表(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载