数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8378CVRAGGA 数据表(PDF) 56 Page - Freescale Semiconductor, Inc

部件名 MPC8378CVRAGGA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8378CVRAGGA 数据表(HTML) 56 Page - Freescale Semiconductor, Inc

Back Button MPC8378CVRAGGA Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8378CVRAGGA Datasheet HTML 60Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 126 page
background image
MPC8378E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
56
Freescale Semiconductor
JTAG
11.3.2.1
High-Speed Read Meeting Setup (Maximum Delay)
The following equations show how to calculate the allowed combined propagation delay range of the
SD_CLK and SD_DAT/CMD signals on the PCB.
tCLK_DELAY + tDATA_DELAY + tODLY + tSHSIVKH < 1.5 × tSHSCK
tCLK_DELAY + tDATA_DELAY < 1.5 × tSHSCK tODLY tSHSIVKH
This means that Data + Clock delay can be up to 11 ns for a 20 ns clock cycle:
tCLK_DELAY + tDATA_DELAY < 30 14 5
tCLK_DELAY + tDATA_DELAY < 11
11.3.2.2
High-Speed Read Meeting Hold (Minimum Delay)
The following equations show how to calculate the allowed combined propagation delay range of the
SD_CLK and SD_DAT/CMD signals on the PCB.
0.5
× t
SHSCK < tCLK_DELAY + tDATA_DELAY + tOH tSHSIXKH + tINT_CLK_DLY
0.5
× tSHSCK tOH + tSHSIXKH tINT_CLK_DLY < tCLK_DELAY + tDATA_DELAY
This means that Data + Clock delay must be greater than ~6 ns for a 20 ns clock cycle:
10 2.5 + (-1.5) < tCLK_DELAY + tDATA_DELAY
6 < tCLK_DELAY + tDATA_DELAY
11.3.2.3
High-Speed Read Combined Formula
The following equation is the combined formula to calculate the propagation delay range of the SD_CLK
and SD_DAT/CMD signals on the PCB.
0.5
× tSHSCK tOH + tSHSIXKH < tCLK_DELAY + tDATA_DELAY < 1.5 × tSHSCK tODLY tSHSIVKH
12 JTAG
This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of
the MPC8378E.
12.1
JTAG DC Electrical Characteristics
Table 48 provides the DC electrical characteristics for the IEEE 1149.1 (JTAG) interface of the
MPC8378E.
Table 48. JTAG interface DC Electrical Characteristics
Parameter
Symbol
Condition
Min
Max
Unit
Input high voltage
VIH
—2.5
OVDD +0.3
V
Input low voltage
VIL
—–0.3
0.8
V
Input current
IIN
——
±30
μA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com