| 数据搜索系统,热门电子元器件搜索 |
|
MPC8377VRALFA 数据表(PDF) 110 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8377VRALFA 数据表(HTML) 110 Page - Freescale Semiconductor, Inc |
|
110 / 124 page ![]() MPC8377E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2 110 Freescale Semiconductor Clocking 23.3 Suggested PLL Configurations Table 79 shows suggested PLL configurations for different input clocks (LBCM = 0). 00 0001 1 1.5:1 2 01 0001 1 1.5:1 4 10 0001 1 1.5:1 8 00 0010 02:1 2 01 0010 02:1 4 10 0010 02:1 8 00 0010 1 2.5:1 2 01 0010 1 2.5:1 4 10 0010 1 2.5:1 8 00 0011 03:1 2 01 0011 03:1 4 10 0011 03:1 8 00 0011 1 3.5:1 2 01 0011 1 3.5:1 4 10 0011 1 3.5:1 8 00 0100 04:1 2 01 0100 04:1 4 10 0100 04:1 8 Note: 1 Core VCO frequency = Core frequency × VCO divider. Note that VCO divider has to be set properly so that the core VCO frequency is in the range of 800–1600 MHz. Table 79. Example Clock Frequency Combinations eLBC 1 e300 Core 1 Ref 1 LBCM DDRCM SVCOD SPMF Sys VCO 1,2 CSB 1,3 DDR data rate 1,4 /2 /4 /8 × 1 × 1.5 × 2 × 2.5 × 3 25.0 0 1 2 5 500 125 250 62.5 31.3 15.6 ———— 375 25.0 0 1 2 6 600 150 300 75 6 37.5 18.8 — — — 375 450 33.3 0 1 2 5 667 167 333 83.3 6 41.6 20.8 — — 333 416 500 33.3 0 1 2 4 533 133 267 66.7 33.3 16.7 — — — 333 400 Table 78. e300 Core PLL Configuration (continued) RCWL[COREPLL] core_clk : csb_clk Ratio VCO Divider 1 0–1 2–5 6 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |