数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8378CVRAGDA 数据表(PDF) 105 Page - Freescale Semiconductor, Inc

部件名 MPC8378CVRAGDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8378CVRAGDA 数据表(HTML) 105 Page - Freescale Semiconductor, Inc

Back Button MPC8378CVRAGDA Datasheet HTML 101Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 102Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 103Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 104Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 105Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 106Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 107Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 108Page - Freescale Semiconductor, Inc MPC8378CVRAGDA Datasheet HTML 109Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 126 page
background image
MPC8378E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
105
Package and Pin Listings
GVDD
A2, D2, R2, U2, AC2, AF2, AJ2, F3, H3,
L3, N3, Y3, AB3, B4, P4, AF4, AH4, C5,
F5, K5, V5, AA5, AD5, N6, R6, AJ6, B7,
E7, K7, AA7, AE7, AG7, AD8
Power for
DDR
SDRAM I/O
Voltage (2.5
or 1.8 V)
GVDD
OVDD
AC10, D12, AF12, AJ12, K23, Y23, R24,
AD24, L25, W25, AB26, U27, M28, Y28,
G10, A11, C11
PCI, USB,
and other
Standard
(3.3 V)
OVDD
No Connect
NC
F16, F17, AD16, AD17
8
Pull Down
Pull Down
B16, AH18
7
Note:
1 This pin is an open drain signal. A weak pull-up resistor (1 kΩ) should be placed on this pin to OVDD.
2 This pin is an open drain signal. A weak pull-up resistor (2–10 kΩ) should be placed on this pin to OVDD.
3 This output is actively driven during reset rather than being released to high impedance during reset.
4 These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5 This pin should have a weak pull up if the chip is in PCI host mode. Follow PCI Specification recommendation and see
AN3665,
MPC837xE Design Checklist, for more details.
6 These are On Die Termination pins, used to control DDR2 memories internal termination resistance.
7 This pin must always be tied to GND using a 0 Ω resistor.
8 This pin must always be left not connected.
9 For DDR2 operation, it is recommended that MDIC0 be tied to GND using an 18.2 Ω resistor and MDIC1 be tied to DDR
power using an 18.2
Ω resistor.
10 This pin must always be tied low. If it is left floating it may cause the device to malfunction.
11 See AN3665, “MPC837xE Design Checklist,” for proper DDR termination.
12 This pin must not be pulled down during PORESET.
13 Open or tie to GND.
Table 67. TePBGA II Pinout Listing (continued)
Signal
Package Pin Number
Pin Type
Power Supply
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com