MPC8533EVTAAJB datasheet(74/116 Pages) FREESCALE

74 / 116 page

MPC8533E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

PCI Express

Figure 52. Minimum Transmitter Timing and Voltage Output Compliance Specifications

17.4.3

Differential Receiver (RX) Input Specifications

Table 55 defines the specifications for the differential input at all receivers (RXs). The parameters are

specified at the component pins.

Table 55. Differential Receiver (RX) Input Specifications

Symbol

Parameter

Min

Nom

Max

Units

Comments

Unit interval

399.88

400

400.12

Each UI is 400 ps ± 300 ppm. UI does not

account for spread spectrum clock dictated

variations. See Note 1.

VRX-DIFFp-p

Differential peak-to-

peak input voltage

0.175

—

1.200

VRX-DIFFp-p = 2*|VRX-D+ – VRX-D–|

See Note 2.

TRX-EYE

Minimum receiver

eye width

0.4

—

The maximum interconnect media and

transmitter jitter that can be tolerated by the

receiver can be derived as TRX-MAX-JITTER

= 1 – TRX-EYE = 0.6 UI.

See Notes 2 and 3.

VTX-DIFF = 0 mV

(D+ D– Crossing Point)

[De-Emphasized Bit]

0.07 UI = UI – 0.3 UI (JTX-TOTAL-MAX)

566 mV (3 dB ) >=

VTX-DIFFp-p-MIN >= 505 mV (4 dB )

[Transition Bit]

VTX-DIFFp-p-MIN = 800 mV

VRX-DIFF = 0 mV

(D+ D– Crossing Point)

[Transition Bit]

VTX-DIFFp-p-MIN = 800 mV

MPC8533EVTAAJB 数据表(PDF) 74 Page - Freescale Semiconductor, Inc

MPC8533EVTAAJB 数据表(HTML) 74 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载