数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MAS6116 数据表(PDF) 8 Page - Micro Analog systems

部件名 MAS6116
功能描述  Stereo Digital Volume Control
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAS [Micro Analog systems]
网页  http://www.mas-oy.com
标志 MAS - Micro Analog systems

MAS6116 数据表(HTML) 8 Page - Micro Analog systems

Back Button MAS6116 Datasheet HTML 4Page - Micro Analog systems MAS6116 Datasheet HTML 5Page - Micro Analog systems MAS6116 Datasheet HTML 6Page - Micro Analog systems MAS6116 Datasheet HTML 7Page - Micro Analog systems MAS6116 Datasheet HTML 8Page - Micro Analog systems MAS6116 Datasheet HTML 9Page - Micro Analog systems MAS6116 Datasheet HTML 10Page - Micro Analog systems MAS6116 Datasheet HTML 11Page - Micro Analog systems MAS6116 Datasheet HTML 12Page - Micro Analog systems Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
8 (18)
DA6116.001
27 February, 2009
Data byte bits:
All registers are set to their default values 00HEX except CR3 which is set to FFHEX during power-on reset.
Default value for all bits is zero (00HEX).
TEST REGISTER CR5 DESCRIPTION
Note: Test register is intended for internal testing of the device only and not supposed to be used in
normal operation. It is strongly recommended not to change initial test register value from the default
(00HEX).
The XMUTE pin is in output mode when bit 1 in the test register CR5 is set. Bits 2, 3 and 4 select the internal
signal to be routed to the XMUTE pin in the test mode.
Condition
Data Byte bits
Function
7
6
5
4
3
2
1
0
XMUTE=in
0
0
0
0
0
0
0
0
Normal operation
Test, XMUTE=in
0
0
0
0
0
0
0
1
Force latch, note 2
Test, XMUTE=out
0
0
0
0
0
0
1
0
Left delay generator
Test, XMUTE=out
0
0
0
0
0
1
1
0
Left peak detector
Test, XMUTE=out
0
0
0
0
1
0
1
0
Left zero crossing
Test, XMUTE=out
0
0
0
0
1
1
1
0
Left gain set enable
Test, XMUTE=out
0
0
0
1
0
0
1
0
Right delay generator
Test, XMUTE=out
0
0
0
1
0
1
1
0
Right peak detector
Test, XMUTE=out
0
0
0
1
1
0
1
0
Right zero crossing
Test, XMUTE=out
0
0
0
1
1
1
1
0
Right gain set enable
Note 2. Forces the new gain value to be set without waiting for a zero crossing to occur in the input signal or the timeout delay to pass. When
force latch is used, both channels are latched with the same gain value.
POWER-ON RESET
MAS6116 has a Power-On Reset circuit (POR) that ensures that the circuit is set to a known state when power is
applied. The device can be activated as described in chapter Operating modes after the POR delay has passed.
In addition MAS6116 has a supply voltage monitoring circuit, that monitors the digital supply voltage (DVCC) level.
If the digital supply voltage drops below the specified level, the circuit is set to RESET state. The voltage
monitoring circuit is functional only when sufficient analog supply voltage (AVCC) is present.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
POR delay
TPOR
From DVCC=5V to POR rising edge
450
µ
s
Monitored DVCC
level
Vmon
Measured from DGND
2.8
V
AVCC level to
enable DVCC
monitoring
VAVCC
Measured from AGND
2.5
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com