数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CM6800AGISTR 数据表(PDF) 14 Page - Champion Microelectronic Corp.

部件名 CM6800AGISTR
功能描述  LOW START-UP CURRENT PFC/PWM CONTROLLER COMBO
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CHAMP [Champion Microelectronic Corp.]
网页  http://www.champion-micro.com
标志 CHAMP - Champion Microelectronic Corp.

CM6800AGISTR 数据表(HTML) 14 Page - Champion Microelectronic Corp.

Back Button CM6800AGISTR Datasheet HTML 10Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 11Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 12Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 13Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 14Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 15Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 16Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 17Page - Champion Microelectronic Corp. CM6800AGISTR Datasheet HTML 18Page - Champion Microelectronic Corp.  
Zoom Inzoom in Zoom Outzoom out
 14 / 18 page
background image
CM6800A
LOW START-UP CURRENT PFC/PWM CONTROLLER COMBO
2009/08/10 Rev. 1.6
Champion Microelectronic Corporation
Page 14
Leading/Trailing Modulation
Conventional Pulse Width Modulation (PWM) techniques
employ trailing edge modulation in which the switch will turn
on right after the trailing edge of the system clock. The error
amplifier output is then compared with the modulating ramp
up. The effective duty cycle of the trailing edge modulation
is determined during the ON time of the switch. Figure 4
shows a typical trailing edge control scheme.
In case of leading edge modulation, the switch is turned
OFF right at the leading edge of the system clock. When
the modulating ramp reaches the level of the error amplifier
output voltage, the switch will be turned ON. The effective
duty-cycle of the leading edge modulation is determined
during OFF time of the switch. Figure 5 shows a leading
edge control scheme.
One of the advantages of this control technique is that it
required only one system clock. Switch 1(SW1) turns off and
switch 2 (SW2) turns on at the same instant to minimize the
momentary “no-load” period, thus lowering ripple voltage
generated by the switching action. With such synchronized
switching, the ripple voltage of the first stage is reduced.
Calculation and evaluation have shown that the 120Hz
component of the PFC’s output ripple voltage can be
reduced by as much as 30% using this method.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com