数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LAN9303 数据表(PDF) 7 Page - SMSC Corporation

部件名 LAN9303
功能描述  Small Form Factor Three Port 10/100 Managed Ethernet Switch with Single MII/RMII/Turbo MII
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

LAN9303 数据表(HTML) 7 Page - SMSC Corporation

Back Button LAN9303 Datasheet HTML 3Page - SMSC Corporation LAN9303 Datasheet HTML 4Page - SMSC Corporation LAN9303 Datasheet HTML 5Page - SMSC Corporation LAN9303 Datasheet HTML 6Page - SMSC Corporation LAN9303 Datasheet HTML 7Page - SMSC Corporation LAN9303 Datasheet HTML 8Page - SMSC Corporation LAN9303 Datasheet HTML 9Page - SMSC Corporation LAN9303 Datasheet HTML 10Page - SMSC Corporation LAN9303 Datasheet HTML 11Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 366 page
background image
Small Form Factor Three Port 10/100 Managed Ethernet Switch with Single MII/RMII/Turbo MII
Datasheet
SMSC LAN9303/LAN9303i
7
Revision 1.3 (08-27-09)
DATASHEET
13.2.2.2
General Purpose I/O Data & Direction Register (GPIO_DATA_DIR) ........................................................................................................... 145
13.2.2.3
General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)...................................................................................... 146
13.2.2.4
LED Configuration Register (LED_CFG) ...................................................................................................................................................... 147
13.2.3 EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148
13.2.3.1
EEPROM Command Register (E2P_CMD) .................................................................................................................................................. 148
13.2.3.2
EEPROM Data Register (E2P_DATA).......................................................................................................................................................... 151
13.2.4 Switch Fabric . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
13.2.4.1
Port 1 Manual Flow Control Register (MANUAL_FC_1)............................................................................................................................... 152
13.2.4.2
Port 2 Manual Flow Control Register (MANUAL_FC_2)............................................................................................................................... 154
13.2.4.3
Port 0 Manual Flow Control Register (MANUAL_FC_0)............................................................................................................................... 156
13.2.4.4
Switch Fabric CSR Interface Data Register (SWITCH_CSR_DATA) ........................................................................................................... 158
13.2.4.5
Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD) ................................................................................................... 159
13.2.4.6
Switch Fabric MAC Address High Register (SWITCH_MAC_ADDRH) ........................................................................................................ 161
13.2.4.7
Switch Fabric MAC Address Low Register (SWITCH_MAC_ADDRL) ......................................................................................................... 162
13.2.4.8
Switch Fabric CSR Interface Direct Data Registers (SWITCH_CSR_DIRECT_DATA) ............................................................................... 164
13.2.5 PHY Management Interface (PMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
13.2.5.1
PHY Management Interface Data Register (PMI_DATA) ............................................................................................................................. 167
13.2.5.2
PHY Management Interface Access Register (PMI_ACCESS) .................................................................................................................... 168
13.2.6 Virtual PHY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169
13.2.6.1
Virtual PHY Basic Control Register (VPHY_BASIC_CTRL) ......................................................................................................................... 170
13.2.6.2
Virtual PHY Basic Status Register (VPHY_BASIC_STATUS)...................................................................................................................... 172
13.2.6.3
Virtual PHY Identification MSB Register (VPHY_ID_MSB) .......................................................................................................................... 174
13.2.6.4
Virtual PHY Identification LSB Register (VPHY_ID_LSB) ............................................................................................................................ 175
13.2.6.5
Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV).................................................................................................... 176
13.2.6.6
Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY) .................................................. 178
13.2.6.7
Virtual PHY Auto-Negotiation Expansion Register (VPHY_AN_EXP) .......................................................................................................... 181
13.2.6.8
Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS) .............................................................................. 182
13.2.7 Miscellaneous. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184
13.2.7.1
Chip ID and Revision (ID_REV).................................................................................................................................................................... 184
13.2.7.2
Byte Order Test Register (BYTE_TEST) ...................................................................................................................................................... 185
13.2.7.3
Hardware Configuration Register (HW_CFG)............................................................................................................................................... 186
13.2.7.4
General Purpose Timer Configuration Register (GPT_CFG) ....................................................................................................................... 187
13.2.7.5
General Purpose Timer Count Register (GPT_CNT) ................................................................................................................................... 188
13.2.7.6
Free Running 25MHz Counter Register (FREE_RUN)................................................................................................................................. 189
13.2.7.7
Reset Control Register (RESET_CTL) ......................................................................................................................................................... 190
13.3 Ethernet PHY Control and Status Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191
13.3.1 Virtual PHY Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191
13.3.2 Port 1 & 2 PHY Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191
13.3.2.1
Port x PHY Basic Control Register (PHY_BASIC_CONTROL_x) ................................................................................................................ 193
13.3.2.2
Port x PHY Basic Status Register (PHY_BASIC_STATUS_x) ..................................................................................................................... 195
13.3.2.3
Port x PHY Identification MSB Register (PHY_ID_MSB_x).......................................................................................................................... 197
13.3.2.4
Port x PHY Identification LSB Register (PHY_ID_LSB_x)............................................................................................................................ 198
13.3.2.5
Port x PHY Auto-Negotiation Advertisement Register (PHY_AN_ADV_x) ................................................................................................... 199
13.3.2.6
Port x PHY Auto-Negotiation Link Partner Base Page Ability Register (PHY_AN_LP_BASE_ABILITY_x) ................................................. 202
13.3.2.7
Port x PHY Auto-Negotiation Expansion Register (PHY_AN_EXP_x) ......................................................................................................... 204
13.3.2.8
Port x PHY Mode Control/Status Register (PHY_MODE_CONTROL_STATUS_x)..................................................................................... 205
13.3.2.9
Port x PHY Special Modes Register (PHY_SPECIAL_MODES_x) .............................................................................................................. 206
13.3.2.10
Port x PHY Special Control/Status Indication Register (PHY_SPECIAL_CONTROL_STAT_IND_x) .......................................................... 207
13.3.2.11
Port x PHY Interrupt Source Flags Register (PHY_INTERRUPT_SOURCE_x)........................................................................................... 209
13.3.2.12
Port x PHY Interrupt Mask Register (PHY_INTERRUPT_MASK_x) ............................................................................................................ 210
13.3.2.13
Port x PHY Special Control/Status Register (PHY_SPECIAL_CONTROL_STATUS_x).............................................................................. 211
13.4 Switch Fabric Control and Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212
13.4.1 General Switch CSRs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
13.4.1.1
Switch Device ID Register (SW_DEV_ID) .................................................................................................................................................... 223
13.4.1.2
Switch Reset Register (SW_RESET) ........................................................................................................................................................... 224
13.4.1.3
Switch Global Interrupt Mask Register (SW_IMR)........................................................................................................................................ 225
13.4.1.4
Switch Global Interrupt Pending Register (SW_IPR).................................................................................................................................... 226
13.4.2 Switch Port 0, Port 1, and Port 2 CSRs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
13.4.2.1
Port x MAC Version ID Register (MAC_VER_ID_x) ..................................................................................................................................... 227
13.4.2.2
Port x MAC Receive Configuration Register (MAC_RX_CFG_x) ................................................................................................................. 228
13.4.2.3
Port x MAC Receive Undersize Count Register (MAC_RX_UNDSZE_CNT_x) ........................................................................................... 229
13.4.2.4
Port x MAC Receive 64 Byte Count Register (MAC_RX_64_CNT_x).......................................................................................................... 230
13.4.2.5
Port x MAC Receive 65 to 127 Byte Count Register (MAC_RX_65_TO_127_CNT_x)................................................................................ 231
13.4.2.6
Port x MAC Receive 128 to 255 Byte Count Register (MAC_RX_128_TO_255_CNT_x)............................................................................ 232
13.4.2.7
Port x MAC Receive 256 to 511 Byte Count Register (MAC_RX_256_TO_511_CNT_x)............................................................................ 233
13.4.2.8
Port x MAC Receive 512 to 1023 Byte Count Register (MAC_RX_512_TO_1023_CNT_x)........................................................................ 234
13.4.2.9
Port x MAC Receive 1024 to Max Byte Count Register (MAC_RX_1024_TO_MAX_CNT_x) ..................................................................... 235
13.4.2.10
Port x MAC Receive Oversize Count Register (MAC_RX_OVRSZE_CNT_x) ............................................................................................. 236
13.4.2.11
Port x MAC Receive OK Count Register (MAC_RX_PKTOK_CNT_x)......................................................................................................... 237
13.4.2.12
Port x MAC Receive CRC Error Count Register (MAC_RX_CRCERR_CNT_x).......................................................................................... 238
13.4.2.13
Port x MAC Receive Multicast Count Register (MAC_RX_MULCST_CNT_x) ............................................................................................. 239
13.4.2.14
Port x MAC Receive Broadcast Count Register (MAC_RX_BRDCST_CNT_x) ........................................................................................... 240
13.4.2.15
Port x MAC Receive Pause Frame Count Register (MAC_RX_PAUSE_CNT_x) ........................................................................................ 241
13.4.2.16
Port x MAC Receive Fragment Error Count Register (MAC_RX_FRAG_CNT_x)........................................................................................ 242
13.4.2.17
Port x MAC Receive Jabber Error Count Register (MAC_RX_JABB_CNT_x) ............................................................................................. 243
13.4.2.18
Port x MAC Receive Alignment Error Count Register (MAC_RX_ALIGN_CNT_x) ...................................................................................... 244
13.4.2.19
Port x MAC Receive Packet Length Count Register (MAC_RX_PKTLEN_CNT_x) ..................................................................................... 245



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com