数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS291 数据表(PDF) 6 Page - Integrated Device Technology

部件名 ICS291
功能描述  TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IDT [Integrated Device Technology]
网页  http://www.idt.com
标志 IDT - Integrated Device Technology

ICS291 数据表(HTML) 6 Page - Integrated Device Technology

Back Button ICS291 Datasheet HTML 2Page - Integrated Device Technology ICS291 Datasheet HTML 3Page - Integrated Device Technology ICS291 Datasheet HTML 4Page - Integrated Device Technology ICS291 Datasheet HTML 5Page - Integrated Device Technology ICS291 Datasheet HTML 6Page - Integrated Device Technology ICS291 Datasheet HTML 7Page - Integrated Device Technology ICS291 Datasheet HTML 8Page - Integrated Device Technology ICS291 Datasheet HTML 9Page - Integrated Device Technology ICS291 Datasheet HTML 10Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
ICS291
TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
IDT™ / ICS™ TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER 6
ICS291
REV D 061306
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85
° C
Note 1: Measured with 15 pF load.
Note 2: Duty Cycle is configuration dependent. Most configurations are min 45% / max 55%.
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency
FIN
Fundamental crystal
5
27
MHz
Clock input
3
166
MHz
Output Frequency
VDDO=VDD
0.314
200
MHz
1.8 V<VDDO<2.8 V
0.314
150
MHz
Output Rise/Fall Time
tOF
80% to 20%, high drive,
Note 1
1.0
ns
Output Rise/Fall Time
tOF
80% to 20%, low drive,
Note 1
2.0
ns
Output Rise/Fall Time
tOF
80% to 20%, high drive,
1.8 V<VDDO<2.8
Note 2
2.0
ns
Duty Cycle
Note 2
40
49-51
60
%
Output Frequency Synthesis Error
Configuration Dependent
TBD
ppm
Power-up time
PLL lock-time from
power-up
410
ms
PDTS goes high until
stable CLK output,
Spread Spectrum Off
0.6
2
ms
PDTS goes high until
stable CLK output,
Spread Spectrum On
47
ms
One Sigma Clock Period Jitter
Configuration Dependent
50
ps
Maximum Absolute Jitter
tja
Deviation from Mean.
Configuration Dependent
+200
ps
Pin-to-Pin Skew
Low Skew Outputs
-250
250
ps
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Thermal Resistance Junction to
Ambient
θJA
Still air
93
° C/W
θJA
1 m/s air flow
78
° C/W
θJA
3 m/s air flow
65
° C/W
Thermal Resistance Junction to Case
θJC
20
° C/W



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com