R5F64166DFB datasheet(85/96 Pages) RENESAS

85 / 96 page

REJ03B0253-0100 Rev.1.00 Nov 19, 2009

Page 85 of 94

R32C/116 Group

5. Electrical Characteristics

VCC =3.3 V

Timing Requirements (VCC = 3.0 to 3.6 V, VSS = 0 V, and Ta =Topr, unless otherwise noted)

Note:

The value is calculated by the following formulas based on a value SSC set by bits SSC4 to SSC0 in

the I2CSSCR register:

th(SDA-SCL)S = SSC ÷ 2 × tc(φIIC) + 40 [ns]

tsu(SCL-SDA)P = (SSC ÷ 2 + 1) × tc(φIIC) + 40 [ns]

tw(SDAH)P = (SSC + 1) × tc(φIIC) + 40 [ns]

Table 5.60

Multi-master I2C-bus Interface

Symbol

Characteristic

Value

Unit

Standard-mode

Fast-mode

Min.

Max.

Min.

Max.

tw(SCLH)

MSCL input high level pulse width

600

tw(SCLL)

MSCL input low level pulse width

600

tr(SCL)

MSCL input rise time

1000

300

tf(SCL)

MSCL input fall time

300

tr(SDA)

MSDA input rise time

1000

300

tf(SDA)

MSDA input fall time

300

th(SDA-SCL)S

MSCL high level hold time after start

condition/restart condition

(1)

2 × tc(φIIC) + 40

tsu(SCL-SDA)P

MSCL high level setup time for

restart condition/stop condition

(1)

2 × tc(φIIC) + 40

tw(SDAH)P

MSDA high level pulse width after

stop condition

(1)

4 × tc(φIIC) + 40

tsu(SDA-SCL)

MSDA input setup time

100

th(SCL-SDA)

MSDA input hold time

R5F64166DFB 数据表(PDF) 85 Page - Renesas Technology Corp

R5F64166DFB 数据表(HTML) 85 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载