BQ20Z60DBT-R1 datasheet(6/15 Pages) TI

6 / 15 page

bq20z60-R1

SLUS991 – DECEMBER 2009

www.ti.com

OSCILLATOR (continued)

VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

t(SXO)

Start-up time(3)

2.5

LOW FREQUENCY OSCILLATOR

f(LOSC)

Operating frequency

32.768

kHz

–2.5

0.25

2.5

f(LEIO)

Frequency error(2) (4)

TA = 20°C to 70°C

–1.5

0.25

1.5

t(LSXO)

Start-up time (5)

500

μs

(3)

The start-up time is defined as the time it takes for the oscillator output frequency to be within 1 % of the specified frequency.

(4)

The frequency error is measured from 32.768 kHz.

(5)

The start-up time is defined as the time it takes for the oscillator output frequency to be ± 3%.

DATA FLASH MEMORY CHARACTERISTICS

VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tDR

Data retention

See (1)

Years

Flash programming write-cycles

See (1)

20,000

Cycles

t(WORDPROG)

Word programming time

See (1)

I(DDdPROG)

Flash-write supply current

See (1)

(1)

Specified by design. Not production tested.

VCC = 2.4 V to 2.6 V, TA = –40Â°C to 85Â°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

I(RB)

RB data-retention input current

V(RB) > V(RBMIN), VCC < VIT-

1500

V(RB) > V(RBMIN), VCC < VIT-,

160

TA = 0Â°C to 50Â°C

V(RB)

RB data-retention voltage(1)

1.7

(1)

Specified by design. Not production tested.

SMBus TIMING SPECIFICATIONS

VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

fSMB

SMBus operating frequency

Slave mode, SMBC 50% duty cycle

100

kHz

fMAS

SMBus master clock frequency

Master mode, no clock low slave

51.2

extend

tBUF

Bus free time between start and stop

4.7

tHD:STA

Hold time after (repeated) start

μs

tSU:STA

Repeated start setup time

4.7

tSU:STO

Stop setup time

Receive mode

tHD:DAT

Data hold time

Transmit mode

300

tSU:DAT

Data setup time

250

tTIMEOUT

Error signal/detect

See (1)

tLOW

Clock low period

4.7

μs

tHIGH

Clock high period

See (2)

(1)

The bq20z60-R1 times out when any clock low exceeds tTIMEOUT.

(2)

tHIGH:MAX. is minimum bus idle time. SMBC = 1 for t > 50 μs causes reset of any transaction involving the bq20z60-R1 that is in

progress.

Submit Documentation Feedback

Product Folder Link(s) :bq20z60-R1

BQ20Z60DBT-R1 数据表(PDF) 6 Page - Texas Instruments

BQ20Z60DBT-R1 数据表(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

数据表下载

链接网址

BQ20Z60DBT-R1 数据表(PDF) 6 Page - Texas Instruments

BQ20Z60DBT-R1 数据表(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

数据表 下载

链接网址

数据表下载