| 数据搜索系统,热门电子元器件搜索 |
|
BQ20Z65DBT-R1 数据表(PDF) 8 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
BQ20Z65DBT-R1 数据表(HTML) 8 Page - Texas Instruments |
|
8 / 23 page ![]() bq20z65-R1 SLUS990 – DECEMBER 2009 www.ti.com ELECTRICAL CHARACTERISTICS (continued) Over operating free-air temperature range (unless otherwise noted), TA = –40°C to 85°C, V(REG25) = 2.41 V to 2.59 V, V(BAT) = 14 V, C(REG25) = 1 µF, C(REG33) = 2.2 µF; typical values at TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V(TOUT) Output voltage I(TOUT) = 0 mA; TA = 25°C V(REG25) V I(TOUT) = 1 mA; RDS(on) = (V(REG25) - V(TOUT) )/ 1 mA; TA = RDS(on) TOUT pass element resistance 50 100 Ω –40°C to 100°C LED OUTPUTS VOL Output low voltage LED1, LED2, LED3, LED4, LED5 0.4 V VCELL+ HIGH VOLTAGE TRANSLATION VC(n) - VC(n+1) = 0 V; 0.950 0.975 1 TA = –40°C to 100°C V(VCELL+OUT) VC(n) - VC(n+1) = 4.5 V; 0.275 0.3 0.375 TA = –40°C to 100°C internal AFE reference voltage ; V(VCELL+REF) Translation output 0.965 0.975 0.985 V TA = –40°C to 100°C V(VCELL+PACK Voltage at PACK pin; 0.98 × 1.02 × V(PACK)/18 ) TA = –40°C to 100°C V(PACK)/18 V(PACK)/18 Voltage at BAT pin; 0.98 × 1.02 × V(VCELL+BAT) V(BAT)/18 TA = –40°C to 100°C V(BAT)/18 V(BAT)/18 CMMR Common mode rejection ratio VCELL+ 40 dB K= {VCELL+ output (VC5=0V; VC4=4.5V) - VCELL+ 0.147 0.150 0.153 output (VC5=0V; VC4=0V)}/4.5 K Cell scale factor K= {VCELL+ output (VC2=13.5V; VC1=18V) - VCELL+ output 0.147 0.150 0.153 (VC5=13.5V; VC1=13.5V)}/4.5 Drive Current to VCELL+ VC(n) - VC(n+1) = 0V; VCELL+ = 0 V; I(VCELL+OUT) 12 18 μA capacitor TA = –40°C to 100°C CELL output (VC2 = VC1 = 18 V) - CELL output (VC2 = V(VCELL+O) CELL offset error -18 -1 18 mV VC1 = 0 V) IVCnL VC(n) pin leakage current VC1, VC2, VC3, VC4, VC5 = 3 V -1 0.01 1 μA CELL BALANCING internal cell balancing FET RDS(on) for internal FET switch at RBAL 200 400 600 Ω resistance VDS = 2 V; TA = 25°C HARDWARE SHORT CIRCUIT AND OVERLOAD PROTECTION; TA = 25°C (unless otherwise noted) VOL = 25 mV (min) 15 25 35 OL detection threshold voltage V(OL) VOL = 100 mV; RSNS = 0, 1 90 100 110 mV accuracy VOL = 205 mV (max) 185 205 225 V(SCC) = 50 mV (min) 30 50 70 SCC detection threshold voltage V(SCC) V(SCC) = 200 mV; RSNS = 0, 1 180 200 220 mV accuracy V(SCC) = 475 mV (max) 428 475 523 V(SCD) = –50 mV (min) –30 –50 –70 SCD detection threshold voltage V(SCD) V(SCD) = –200 mV; RSNS = 0, 1 –180 –200 –220 mV accuracy V(SCD) = –475 mV (max) –428 –475 –523 tda Delay time accuracy ±15.25 μs Protection circuit propagation tpd 50 μs delay FET DRIVE CIRCUIT; TA = 25°C (unless otherwise noted) V(DSGON) = V(DSG) - V(PACK); V(DSGON) DSG pin output on voltage V(GS) connected to 10 MΩ; DSG and CHG on; 8 12 16 V TA = –40°C to 100°C V(CHGON) = V(CHG) - V(BAT); V(CHGON) CHG pin output on voltage V(GS) = 10 MΩ; DSG and CHG on; 8 12 16 V TA = –40°C to 100°C V(DSGOFF) DSG pin output off voltage V(DSGOFF) = V(DSG) - V(PACK) 0.2 V V(CHGOFF) CHG pin output off voltage V(CHGOFF) = V(CHG) - V(BAT) 0.2 V V(CHG): V(PACK) ≥ V(PACK) + 4V 400 1000 tr Rise time CL= 4700 pF μs V(DSG): V(BAT) ≥V(BAT) + 4V 400 1000 8 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s): bq20z65-R1 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |