数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

73S8024RN-IL/F 数据表(PDF) 13 Page - Teridian Semiconductor Corporation

部件名 73S8024RN-IL/F
功能描述  Low Cost Smart Card Interface
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TERIDIAN [Teridian Semiconductor Corporation]
网页  http://www.teridian.com
标志 TERIDIAN - Teridian Semiconductor Corporation

73S8024RN-IL/F 数据表(HTML) 13 Page - Teridian Semiconductor Corporation

Back Button 73S8024RN-IL/F Datasheet HTML 9Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 10Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 11Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 12Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 13Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 14Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 15Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 16Page - Teridian Semiconductor Corporation 73S8024RN-IL/F Datasheet HTML 17Page - Teridian Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 27 page
background image
DS_8024RN_020
73S8024RN Data Sheet
Rev. 1.8
13
9
OFF and Fault Detection
There are two different cases that the system controller can monitor the
OFF signal: to query regarding
the card presence outside card sessions, or for fault detection during card sessions.
Outside a card session: In this condition,
CMDVCC is always high, OFF is low if the card is not present,
and high if the card is present. Because it is outside a card session, any fault detection will not act upon
the
OFF signal. No deactivation is required during this time.
During a card session:
CMDVCC is always low, and OFF falls low if the card is extracted or if any fault
detection is detected. At the same time that
OFF is set low, the sequencer starts the deactivation
process.
The Figure 5 shows the timing diagram for the signals
CMDVCC, PRES, and OFF during a card session
and outside the card session:
rd session:
PRES
OFF
CMDVCC
VCC
PRES
OFF
CMDVCC
VCC
outside card session
within card session
OFFis lowby
card extracted
OFFis lowby
anyfault
within card
session
Figure 5: Timing Diagram – Management of the Interrupt Line
OFF
10 I/O Circuitry and Timing
The states of the I/O, AUX1, and AUX2 pins are low after power on reset and they are in high when the
activation sequencer turns on the I/O reception state. See the Activation Sequence section for more
details on when the I/O reception is enabled. The states of I/OUC, AUX1UC, and AUX2UC are high after
power on reset.
Within a card session and when the I/O reception state is turn on, the first I/O line on which a falling edge
is detected becomes the input I/O line and the other becomes the output I/O line. When the input I/O line
rising edge is detected then both I/O lines return to their neutral state.
Figure 6 shows the state diagram of how the I/O and I/OUC lines are managed to become input or output.
The delay between the I/O signals is shown in Figure 7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com