MPC5121E datasheet(65/86 Pages) FREESCALE

65 / 86 page

Electrical and Thermal Characteristics

MPC5121E/MPC5123 Data Sheet, Rev. 4

Freescale Semiconductor

NOTE

Output timing is specified at a nominal 50 pF load.

Figure 45. Timing Diagram – I2C Input/Output

3.3.19

J1850

See the MPC5121e/MPC5123 Reference Manual.

3.3.20

PSC

The Programmable Serial Controllers (PSC) support different modes of operation (UART, Codec, AC97, SPI). UART is an

asynchronous interface, there is no AC characteristic.

3.3.20.1

Codec Mode (8,16,24 and 32-bit)/I2S Mode

NOTE

Output timing is specified at a nominal 50 pF load.

Table 41. Timing Specifications – 8,16, 24, and 32-bit CODEC/I2S Master Mode

Sym

Description

Min

Typ

Max

Units

SpecID

Bit Clock cycle time, programmed in CCS register

40.0

—

A20.1

Clock duty cycle

1 Bit Clock cycle time

A20.2

Bit Clock fall time

—

7.9

A20.3

Bit Clock rise time

—

7.9

A20.4

FrameSync valid after clock edge

—

8.4

A20.5

FrameSync invalid after clock edge

—

8.4

A20.6

Output Data valid after clock edge

—

9.3

A20.7

Input Data setup time

6.0

—

A20.8

SCL

SDA

MPC5121E 数据表(PDF) 65 Page - Freescale Semiconductor, Inc

MPC5121E 数据表(HTML) 65 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载