数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC5604P 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

部件名 MPC5604P
功能描述  microcontroller units (MCUs)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC5604P 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button MPC5604P Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC5604P Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 84 page
background image
MPC5604P Microcontroller Data Sheet, Rev. 5
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
49
3.11
FMPLL electrical characteristics
Table 27. PLLMRFM electrical specifications1
(VDDPLL = 3.0 V to 3.6 V, VSS = VSSPLL = 0 V, TA = TL to TH)
1 All values given are initial design targets and subject to change.
Symbol
Parameter
Conditions
Value
Unit
min
max
fref_crystal
fref_ext
D
PLL reference frequency range2
2 Considering operation with PLL not bypassed.
Crystal reference
4
40
MHz
fpll_in
D
Phase detector input frequency range
(after pre-divider)
—4
16
MHz
fFMPLLO
UT
D
Clock frequency range in normal
mode
4
120
MHz
fFREE
P
Free running frequency
Measured using
clock division —
typically /16
20
150
MHz
fsys
D
On-chip PLL frequency2
16
120
MHz
tCYC
D
System clock period
1 / fsys
ns
fLORL
fLORH
D
Loss of reference frequency window3
3 “Loss of Reference Frequency” window is the reference frequency range outside of which the PLL is in self clocked
mode.
Lower limit
1.6
3.7
MHz
Upper limit
24
56
fSCM
D
Self-clocked mode frequency4,5
4 Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside
the fLOR window.
20
150
MHz
CJITTER
TCLKOUT
period
jitter6,7,8,9
Short-term jitter10
fSYS maximum
-4
4
% fCLKOUT
Long-term jitter (avg.
over 2 ms interval)
fPLLIN = 16 MHz
(resonator)
,
fPLLCLK @ 64
MHz, 4000
cycles
—10
ns
tlpll
D
PLL lock time 11, 12
200
μs
tdc
D
Duty cycle of reference
—40
60
%
fLCK
D
Frequency LOCK range
-6
6
% fsys
fUL
D
Frequency un-LOCK range
-18
18
% fsys
fCS
fDS
D
Modulation Depth
Center spread
±0.25
±4.013
%fsys
Down Spread
-0.5
-8.0
fMOD
D
Modulation frequency14
70
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com