数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8535ECVTATH 数据表(PDF) 42 Page - Freescale Semiconductor, Inc

部件名 MPC8535ECVTATH
功能描述  PowerQUICC??III Integrated Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8535ECVTATH 数据表(HTML) 42 Page - Freescale Semiconductor, Inc

Back Button MPC8535ECVTATH Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8535ECVTATH Datasheet HTML 46Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 126 page
background image
MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2
Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management
Freescale Semiconductor
42
Timing diagrams for FIFO appear in Figure 14 and Figure 15.
.
Figure 14. FIFO Transmit AC Timing Diagram
Rise time TX_CLK (20%–80%)
tFITR
—
—
0.75
ns
Fall time TX_CLK (80%–20%)
tFITF
—
—
0.75
ns
GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time
tFITDX
1
0.5
—
3.0
ns
Note:
1. Data valid tFITDV to GTX_CLK Min Setup time is a function of clock period and max hold time. (Min Setup = Cycle time
– Max Hold)
2. The minimum cycle period (or maximum frequency) of the RX_CLK is dependent on the maximum platform frequency
of the speed bins the part belongs to as well as the FIFO mode under operation. See Section 2.4.6, “Platform to FIFO
Restrictions,” for more detailed description.
Table 27. FIFO Mode Receive AC Timing Specification
Parameter/Condition
Symbol
Min
Typ
Max
Unit
RX_CLK clock period1
tFIR
6.0
8.0
100
ns
RX_CLK duty cycle
tFIRH/tFIRH
45
50
55
%
RX_CLK peak-to-peak jitter
tFIRJ
——
250
ps
Rise time RX_CLK (20%–80%)
tFIRR
—
—
0.75
ns
Fall time RX_CLK (80%–20%)
tFIRF
—
—
0.75
ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK
tFIRDV
1.5
——ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK
tFIRDX
0.5
——ns
Note:
1. The minimum cycle period (or maximum frequency) of the RX_CLK is dependent on the maximum platform frequency
of the speed bins the part belongs to as well as the FIFO mode under operation. See Section 2.4.6, “Platform to FIFO
Restrictions,” for more detailed description.
Table 26. FIFO Mode Transmit AC Timing Specification (continued)
Parameter/Condition
Symbol
Min
Typ
Max
Unit
tFIT
tFITH
tFITF
tFITDX
TXD[7:0]
TX_EN
GTX_CLK
TX_ER
tFITDV
tFITR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com