数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8544EBVTARF 数据表(PDF) 28 Page - Freescale Semiconductor, Inc

部件名 MPC8544EBVTARF
功能描述  PowerQUICC??III Integrated Processor Hardware Specifications
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8544EBVTARF 数据表(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MPC8544EBVTARF Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8544EBVTARF Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 120 page
background image
MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3
28
Freescale Semiconductor
Enhanced Three-Speed Ethernet (eTSEC), MII Management
Figure 8. SGMII Transmitter DC Measurement Circuit
8.4
SGMII AC Timing Specifications
This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver
characteristics are measured at the transmitter outputs (SD2_TX[n] and SD2_TX[n]) or at the receiver
inputs (SD2_RX[n] and SD2_RX[n]) as depicted in Figure 10, respectively.
Table 25. DC Receiver Electrical Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Notes
Supply Voltage
VDD_SRDS2
0.9
1.0
1.05
V
DC input voltage range
1
Input differential voltage
LSTS = 0
Vrx_diffpp
100
1200
mV
2, 4
LSTS = 1
175
Loss of signal threshold
LSTS = 0
Vlos
30
100
mV
3, 4
LSTS = 1
65
175
Input AC common mode voltage
Vcm_acpp
——
100
mV
5.
Receiver differential input impedance
Zrx_diff
80
120
Ω
Receiver common mode input impedance
Zrx_cm
20
35
Ω
Common mode input voltage
Vcm
xcorevss
xcorevss
V
6
Notes:
1. Input must be externally AC-coupled.
2. VRX_DIFFp-p is also referred to as peak-to-peak input differential voltage
3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to
Section 17.4.3, “Differential Receiver (RX) Input Specifications,” for further explanation.
4. The LSTS shown in this table refers to the LSTSCD bit field of MPC8544E SerDes 2 control register 1.
5. VCM_ACp-p is also referred to as peak-to-peak AC common mode voltage.
6. On-chip termination to SGND_SRDS2 (xcorevss).
50
Ω
Transmitter
SD2_TX
n
SD2_TX
n
50
Ω
Vos
VOD
MPC8544E SGMII
SerDes Interface
50
Ω
50
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com