| 数据搜索系统,热门电子元器件搜索 |
|
ST7532 数据表(PDF) 21 Page - Sitronix Technology Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ST7532 数据表(HTML) 21 Page - Sitronix Technology Co., Ltd. |
|
21 / 85 page ![]() ST7532 Ver 1.8 21/85 2006/9/18 8.3 DISPLAY DATA RAM (DDRAM) 8.3.1 DDRAM It is 160 X 256 X 5 bits capacity RAM prepared for storing dot data. You can access a desired bit by specifying the LINE address and column address. Since the display data from MCU D7 to D0 and D15 to D8 correspond to one or two pixels, data transfer related restrictions are reduced, and the display would be flexible. The RAM on ST7532 is separated to a block per 4 lines to allow the display system to process data on the block basis. The reading and writing RAM operations of MPU are performed via the I/O buffer circuit. Reading of the RAM for the liquid crystal drive is controlled from another separate circuit. Refer to the following memory map for the RAM configuration. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |